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The commercialization of wide band-gap devices such as silicon carbide and
gallium nitride transistors has made it possible for power electronics applications to
achieve unprecedented performance in terms of efficiency and power density. However,
the device characteristics which make this performance possible also create secondary
consequences in these high-performance applications. One such consequence which is
particularly difficult to manage in the context of power electronics applications is the
occurrence of self-sustained oscillation. This problem has been recognized in the power
electronics literature, but heretofore has not received an extensive analytical treatment.
This dissertation provides a comprehensive analytical treatment of the selfsustained oscillation phenomenon, logically separated into two components: an initial
forced cycle and the subsequent oscillatory behavior. A large-signal model has been
developed in order to predict the occurrence of the initial forced cycle based on a set of
estimated initial conditions derived from a user-specified operating point.

The

establishment of the initial forced cycle as predicted by the large-signal model creates the
bias conditions necessary for the analytical treatment of the subsequent oscillatory

behavior.

For this purpose, a small-signal model is presented which describes this

phenomenon on the basis of recognizing the wide band-gap device and a minimal set of
parasitic components associated with the gate and drain circuits as an unintended
negative conductance oscillator. In the context of established oscillator design theory it
has been shown both analytically and with simulation that negative differential
conductance exhibited by the parasitic model explains the conditions under which selfsustained oscillation is likely to occur. Both the large-signal and small-signal models are
shown to demonstrate good agreement with empirical results from pulsed switching
experiments obtained over a wide range of operating conditions.
In addition, a catalog of known solutions to the problem of self-sustained
oscillation is presented, along with a discussion of a method by which the current work
can be used by application designers to preclude the occurrence of this phenomenon in
practical systems by design.
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CHAPTER I
INTRODUCTION

1.1

Background
Historically, the development of active switching technology has been both an

outcome from and a catalyst for innovation in electronics applications. For example, the
pursuit of reliable and efficient rectifier technology for radar systems in WWII led
ultimately to the invention of the first viable transistor at Bell Laboratories in the late
1940’s.

This invention resulted in an explosion of new applications in consumer,

industrial, and military electronics as innumerable uses were found for this new
technology. This landmark event in electrical engineering had far-reaching influences
not only in the development of new applications, but also in the revolution of practices in
existing application areas such as power conditioning and conversion. The first active
switching devices used in this field were silicon bipolar devices such as Bipolar Junction
Transistors (BJT’s) and Thyristors, which were commercialized in the 1950’s and 1960’s.
In the 1970’s, the introduction of silicon Metal Oxide Semiconductor Field Effect
Transistors (MOSFET’s) led to increased diversity in the power electronics device
landscape, as these devices demonstrated attractive performance especially in low voltage
applications. This advancement, in turn, led to the development of the silicon Insulated
Gate Bipolar Transistor (IGBT) in the 1980’s. This device, which combines the power
handling capability and ruggedness of the BJT with the simple drive interface of the
10

MOSFET, has become the preferred technology in many modern medium and highpower applications [1].
1.2
1.2.1

Motivation
WBG Material Properties
Today, the drive to improve the performance of power electronics applications

continues to catalyze the development of active switching devices. Although significant
effort is being applied to the incremental improvement of the existing silicon-based
technologies mentioned previously, there is also a movement to commercialize devices
based on alternative wide band-gap (WBG) materials. The most promising wide bandgap materials for power electronics device design at the time of this writing are 4-H
Silicon Carbide (SiC) and Gallium Nitride (GaN). The properties of SiC and GaN are
plotted as radar charts in Figure 1.1 and Figure 1.2, respectively. Note that on each of
these charts, the attribute values of the material in question have been normalized to
attribute values of silicon (shown as the blue reference). From these two figures, it can
be observed that both SiC and GaN have several favorable characteristics compared to
silicon. For example, both materials are characterized by higher critical electric field
strength, lower dielectric constant, and higher saturated electron drift velocity than
silicon. Due to these characteristics, field-effect devices constructed from these WBG
materials are characterized by the ability to withstand high-voltage, the presence of low
intrinsic capacitances, and the ability to operate at high frequencies, respectively. In
addition, it can be observed in Figure 1.1 that SiC has a higher thermal conductivity than
silicon. This property is also favorable in that it permits SiC devices to shed heat more
easily than equivalent silicon devices. It can be observed from Figure 1.2 that GaN does
11

not share this advantage over silicon; in fact it has poorer thermal conductivity than
silicon. Another difference which is apparent from comparing Figure 1.1 and Figure 1.2
is that while both SiC and GaN have higher saturated electron drift velocity than silicon,
the improvement is more significant in GaN than in SiC. This difference, coupled with
the difference in thermal conductivity, suggests that these two materials may be naturally
suited for optimal operation in different applications. For example, SiC may be the best
choice for high-current applications in which thermal dissipation is a primary concern; on
the other hand, GaN may be the best choice for low-power applications which operate at
very high frequencies. Nevertheless, it can be surmised from this summary of material
properties that devices constructed from either SiC or GaN can be expected to outperform traditional silicon devices in a wide array of applications.

Figure 1.1

Material Properties of Silicon Carbide (SiC) Compared to Silicon

Note: This chart was developed based on a similar chart available in [2].
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Figure 1.2

Material Properties of Gallium Nitride (GaN) Compared to Silicon

Note: This chart was developed based on a similar chart available in [2].
One additional observation should be made with regard to the maturity of the
currently-available WBG materials. The development of power devices based on SiC has
been underway for over twenty years. SiC bulk substrate material has been commercially
available since 1991 [3][4], and the first commercially-available SiC power device was
released in 2001 [5]. Significant progress has been made both in the capability and
manufacturability of SiC-based power devices during the last two decades [6]. As a
result of this development period, the industry has witnessed a significant improvement
in SiC substrate quality, as well as a significant reduction in material cost [5]. The
development of power devices based on GaN, however, is a more recent phenomenon.
Although GaN transistors have been in use in specialized radio-frequency (RF)
applications for around ten years, the quality of GaN substrate material remains poor [5].
Today, the most promising GaN device topology for power applications is the High
Electron Mobility Transistor (HEMT).

The first GaN HEMT’s designed for power
13

applications were commercially released in 2009, but these devices remain limited to
operation below 200 V [7]. As GaN material and device technology improves, higher
voltage-rated devices are expected to become commercially available, and some papers
have already demonstrated use of GaN HEMT’s at higher voltages [8]. Nevertheless, the
relative capabilities of commercially-available SiC and GaN devices suggest that SiC
devices are likely to dominate the WBG transistor market for some time to come,
particularly in high-power applications.
1.2.2

WBG Device Properties
As described in the previous section, the attractive properties of WBG materials

confer built-in advantages on devices constructed from these materials.

The most

important advantages are implications of the high critical field strength of WBG
materials. To explain why this is so, a brief synopsis of the relevant portions of unipolar
device theory must be provided. A traditional high-voltage unipolar device incorporates
a lightly-doped drift region to support the applied voltage in the OFF state. Depending
on the value of the desired breakdown voltage, the width of the drift region needed to
support this voltage can become rather large, and the resistance of this region becomes an
appreciable portion of the overall device losses in the ON state. For this reason, the
parameters which determine the resistance of the drift region are of paramount
importance for determining the overall performance of a high-voltage unipolar device. If
one considers a simplified model of the drift region as an abrupt P-N junction with
uniform doping on both sides of the junction, the electric field gradient can be shown to
be triangular and extending primarily into the lightly-doped drift region when a reverse
bias is applied [1]. Given these simplifications, the width of the necessary depletion
14

region (and thus the width of the drift region) necessary to support a given blocking
voltage is a function only of the properties of the semiconductor material. Thus, a
theoretical lower limit for the specific on-resistance of a unipolar device can be
established as the specific on-resistance of the drift region; this figure of merit is
commonly referred to as the ideal specific on-resistance for a given material.

An

equation for this figure of merit is given by (1.1):

(1.1)
In this equation, BV is the breakdown voltage;
semiconductor,

is the dielectric constant of the

is the mobility of electrons in the semiconductor, and

is the critical

electric field value. It should be noted that the ideal specific on resistance equation has a
cubic dependence on the critical electric field strength parameter; this is one reason for
the significant dependence of unipolar device performance on this material property.
Furthermore, if this relationship is evaluated self-consistently across a range of values for
breakdown voltage, a curve can be drawn in the

,

space which represents the

maximum performance expected for a high-voltage unipolar device constructed of the
given material. This “unipolar limit” curve is commonly used in the literature as a
benchmark for comparing the relative merits of unipolar device implementations. It
should be noted that the self-consistent evaluation of Equation (1.1) across a range of
breakdown voltage values necessitates the intermediate calculation of new values for the
critical electric field and doping concentration, which vary with the desired breakdown
voltage [1]. An example ideal performance characteristic plot, which shows the unipolar
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limit curves for silicon, SiC, and GaN, along with the performance of various device
realizations, is provided in Figure 1.3.

Figure 1.3

Ideal Performance Characteristics of Various WBG Devices

Several instructive observations can be made from inspection of Figure 1.3. First,
it can be seen that the so-called “super junction” silicon MOSFETS universally exceed
the performance limit expected for silicon unipolar devices. The reason for this has to do
with a device topology which takes advantage of a “charge coupling” effect, the
implications of which are not anticipated by the unipolar limit curve. The exploration of
this topic is beyond the scope of this dissertation, but has been extensively documented in
16

the literature [1]. Second, it is evident from this figure that the best devices available
today have performance which is closely approximated by the SiC unipolar limit. These
devices include SiC Vertical Channel Junction Field-Effect Transistors (VCJFET’s) and
GaN HEMT’s. It is notable that although the GaN unipolar limit is significantly lower
than the SiC unipolar limit, the currently-available GaN devices do not show any
statistical advantage over the performance of currently-available SiC devices. This is
another indication of the relative maturity of these two technologies. Third, it can be
observed from this figure that the currently-available SiC MOSFET’s have somewhat
poorer performance metrics than the best GaN HEMT’s and SiC VCJFET’s. This can be
attributed in part to the lateral structure of these devices, which requires more die area for
a given current rating compared to the competing technologies.
While the presentation of the ideal performance metric is of use for demonstrating
the value proposition of WBG materials, application designers are more interested in the
terminal characteristics of physically realized, commercially-available devices. It should
be noted, however, that the attractive terminal characteristics which describe practical
WBG devices are enabled by the advantageous ideal performance characteristics, which
are in turn derived from the beneficial WBG material properties. As such, several
implications of the ideal performance characteristics can be readily seen by inspection of
Figure 1.3. For example, since specific on-resistance is the product of resistance and
device area, this metric encompasses two independent degrees of freedom which can be
traded off in the device design process. WBG devices always have a performance
advantage over silicon devices with the same breakdown voltage, but this advantage can
be extracted either as a smaller die size (for on-resistance similar to the silicon device) or
17

as a lower on-resistance (for a die size similar to the silicon device), or as some
combination of these two results. This trade-off is balanced by device designers to
satisfy a host of competing design goals, but it is usually possible for a WBG device to
achieve both lower on-resistance and a smaller die size than a competing silicon device,
while simultaneously maintaining a higher breakdown voltage than the competing device.
The achievement of smaller die size for a given on-resistance has significant implications
for WBG applications. Smaller device size is directly correlated with reduced intrinsic
device capacitance; and reduced intrinsic device capacitance implies faster switching for
a given gate-drive current as well as reduced switching losses. Another distinction
arising from the categorically smaller die sizes of WBG devices is the achievement of
higher transconductance than silicon devices when normalized by die area.

The

traditional definition of transconductance for a field-effect device is given by
, which represents the slope of the transfer characteristic plot at some
predetermined point such as ID=250 μA. Since this equation does not take into account
the physical size of the semiconductor die, it is apparent that the parallel combination of
two identical field-effect devices, for example, has twice the transconductance of a single
such device (since the current doubles for any given VGS value). It follows that, in
general, any WBG device will have higher transconductance than a silicon device with a
similarly-sized die.

This distinction also has important implications for application

designers, as will be discussed later in this dissertation.
1.2.3

WBG Application Properties
The favorable properties of the WBG devices described in the previous section

can, in turn, be shown to yield significant performance advantages compared to a silicon18

based implementation at the system level. An example mapping of device characteristics
to system characteristics for a traditional hard-switched application such as a DC-DC
converter is shown in Figure 1.4. In the context of this application, the low on-resistance
and low intrinsic capacitance of WBG devices result in low conduction and switching
losses, respectively. The reduced waste heat which results has a dual benefit: it provides
a direct efficiency improvement, and it also lowers the requirements of the thermal
management system, enabling a potential power density improvement. In addition, the
fact that the low-capacitance WBG devices are capable of very fast switching makes it
practical to operate the system at a higher switching frequency than would be possible
with silicon IGBT's, for instance. High frequency operation substantially reduces the
physical size and weight of the required filtering and magnetic components, which
provides a direct power density improvement. Some of these benefits are achievable
without the use of WBG devices. For example, a reduction in the size and weight of
magnetic and filtering components can be achieved through an increased effective
switching frequency obtained through use of a multi-level interleaved converter topology.
However, this and other similar topological work-arounds introduce complexity and risk
into the system which can be avoided by taking advantage of the native properties of
WBG devices.
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Figure 1.4

1.3

Translation of WBG Device Properties to System Level Attributes

Active Switching Application Landscape
Having established the motivation for studying the adoption of WBG technology

by highlighting the advantages of this strategy at the material, device, and system levels,
it is instructive now to consider how this technology fits into the current landscape of
active switching applications. One way to describe the fit of WBG technology into the
application landscape is to partition that landscape into segments based on system power
rating and operating frequency and then to identify the existing technologies which serve
each segment. Such a mapping is presented in Figure 1.5. In general, the low-frequency,
high-power application space is dominated by the silicon Thyristor. Medium-to-highpower applications operating up to about 50 kHz are currently the domain of the silicon
IGBT.

Low-power applications which operate at frequencies above a few tens of
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kilohertz are usually implemented with silicon MOSFET's. Specialized silicon transistors
are predominantly used in high-frequency RF systems operating above a few MHz. The
target application area for WBG transistors comprises a large portion of this application
landscape. Essentially any application which today is served by the silicon IGBT, the
silicon power MOSFET, or the RF transistor is a potential target application for WBG
technology.

Figure 1.5

Application Landscape for Silicon and WBG Devices

Note: This figure was adapted from [9].
Another way of approaching the question of where WBG technology fits into the
application landscape is to segment the landscape based on operating frequency and
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required blocking voltage. The presentation of Figure 1.5 obscures the required voltage
rating of the active switching elements, which is an important consideration regardless of
the application power level.

An application landscape based on this alternative

segmentation is shown in Figure 1.6. From this figure, it can be clearly seen that there is
currently no solution for applications which simultaneously require high blocking voltage
(>900 V) and high-frequency operation (> 50 kHz). WBG devices are well-suited to fill
this void in the application landscape, and the adoption of WBG technology is expected
to increase the prevalence of applications in this category.

Figure 1.6

Alternative Application Landscape for Silicon and WBG Devices

Note: This figure was adapted from [3].
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1.4

Consequences of WBG Performance
The performance advantages which motivate the adoption of WBG technology

can also produce unanticipated side-effects when these devices are integrated into a
power electronics application. While some of these side effects have been described in
the literature, no comprehensive treatment of the resulting phenomena has been
attempted. One contributions of this dissertation is the elucidation of this topic through
the identification of three separate phenomena which can arise from the high performance
of WBG-based circuits. In addition, a justification for why this behavior should be
expected for WBG-based circuits is provided in the context of another category of highperformance switches: silicon RF transistors.
1.4.1

Comparison of WBG Devices and RF Devices
RF transistors comprise a special category of devices which are designed from the

outset to deliver high-frequency operation.

Historically, the silicon bipolar junction

transistor (BJT) has been the dominant device topology in high-frequency RF
applications, although GaAs and silicon MOSFET’s are also deployed in these
applications to some extent [10]. Regardless of the device topology, RF transistors are
typically segmented into two device classes: low-power devices intended for low-noise
amplifier applications, and high-power devices intended for use in transmission
amplifiers. The line of demarcation between these two power classes is generally around
1 W of amplifier output power [10]. The implications of this segmentation of RF
transistors into low-power and high-power classes will be discussed later in this
dissertation.
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Compared to traditional silicon power transistors such as silicon MOSFET’s, all
RF devices share several unique characteristics. Since these devices are not typically
required to withstand high voltages, they can be made with physically small cell
dimensions.

This results in small aggregate die area and therefore low intrinsic

capacitance, particularly for the low-power class of RF transistors [10]. In order to
illustrate this trend, Table 1.1 presents a listing of die sizes for a silicon power MOSFET,
several WBG power devices, and a low-power RF BJT. This comparison is not intended
to imply that these devices have equivalent ratings; the purpose of this comparison is
rather to demonstrate the categorical difference in typical die size for transistors in these
two application domains. From inspection of this table, it is apparent that low-power RF
transistors generally have much smaller die than power devices of any topology. This
difference is especially large for the case of the example silicon MOSFET, which
contains approximately 50 times more die area than the representative RF BJT. The
relative difference in die size between WBG power devices and the RF device, on the
other hand, is relatively modest. With the exception of the SiC MOSFET, all WBG
devices listed are within an order of magnitude of the size of the representative RF BJT.
Since transistor intrinsic capacitance is strongly correlated with die area, this trend
indicates that the frequency-response characteristics of high-performance, single-die
WBG devices may resemble that of low-power RF transistors more closely than that of
traditional silicon power MOSFET's.
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Table 1.1

Comparison of Semiconductor Die Sizes
Active Area
(mm2)

Reference

Silicon Power MOSFET
(Super Junction)

28.0

[11]

SiC MOSFET

16.6

[11]

SiC VCJFET

4.0

[11]

GaN HEMT

1.8

[12]

Low-Power RF BJT

0.5

[10]

Device

Another notable characteristic of RF transistors is their high forward gain. This is
expressed as high transconductance for RF MOSFET’s and high current gain (β) for
bipolar RF devices. Since one of the principal applications for RF transistors is that of
amplification, forward gain is a primary figure of merit considered by RF designers
during the transistor selection process. If one considers the small semiconductor die size
of low-power RF devices, normalizing this figure of merit by device active area results in
further distinction between RF devices and silicon power devices. WBG devices, on the
other hand, generally share the characteristic of high normalized forward gain with RF
devices.
Another significant distinction between RF transistors and silicon power
transistors is level of engineering effort exerted by both RF device manufacturers and RF
application designers to ensure stable operation at high frequency. At the manufacturing
level, device packaging receives considerable attention and has been a distinguishing
characteristic of RF transistors for many years. Particularly in the case of the high-power
class of RF transistors, devices are sold in specialized packaging which is designed to
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dissipate heat efficiently and minimize the introduction of parasitic inductance. One
commonly-used RF transistor package is the co-called Stripline Opposed Emitter (SOE)
package shown in Figure 1.7 [13]. This package has wide, flat contacts for external
circuitry attachment and very short wire-bonds for die attachment.

The base and

collector contacts appear on opposite sides of the package to enable spatial separation
(and therefore minimal coupling) between the input and output meshes. The emitter
contact fans out into two opposing directions in further support of spatially separating
these two meshes.

Figure 1.7

Stripline-Opposed-Emitter (SOE) Package for RF Transistors

Note: This figure was adapted from [13].
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Another measure taken by high-power RF transistor manufacturers to ensure
stable operation at high frequencies is the inclusion of in-package compensation networks
[10][14]. These compensation networks typically consist of the parasitic inductance of
the die-attach wire-bonds and a small capacitor placed across the transistor input
terminals, close to the die. In the RF handbooks, this practice is deemed necessary due to
the high quality factor (Q) of the resonant tank created by the wire-bond inductance and
the input capacitance of these devices [10][14]. As will be seen later in this dissertation,
the use of internal compensation is also one of the known mechanisms for mitigating
problems associated with high-frequency behavior in WBG circuits. Since high-power
RF transistors consist of a number of low-power RF transistor die connected in parallel
within a common housing, these devices are analogous to the multi-chip module
commonly used in high-power WBG applications. It is interesting to note that the use of
internal compensation techniques is usually required with WBG multi-chip modules,
whereas it is generally not necessary for the use of discrete WBG devices.
In the case of low-power RF transistors, internal compensation networks are
generally not needed. One likely reason for this is smaller size of low-power packages
and the corresponding lower contribution of packaging-induced parasitic inductances.
However, the fundamental ability of high-frequency RF devices to excite resonances in
the application circuit is independent of power level.

Therefore, the burden of

responsibility for managing this behavior in the case of low-power RF applications is
transferred from the device designer to the application designer. In order to support
application designers in the face of this challenge, nearly all low-power RF transistor
manufacturers supply high-frequency characterization data (S-parameters) in the
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datasheets for their products [10][14]. This suggests what may be the most important
distinction between RF and power electronics applications: RF application designers are
accustomed to thinking about the frequency response of all parts of the system, including
the parasitic inductance of interconnects and the parasitic capacitance of transistors. At
VHF frequencies and above, this procedure is necessary because even very small stray
parasitics can have significant implications in terms of system response. The possibility
of resonance between parasitic elements is recognized as a risk to proper system
operation, and standard procedures have been developed for managing this risk and
preventing this issue from causing performance degradation or application malfunction.
In the case of power electronics applications involving WBG devices, the purpose
of the active switch is not to provide amplification but to commutate an inductive current
between two paths. Nevertheless, the low capacitance and high transconductance of
WBG devices means that they are capable of operating at frequencies which have
previously been the exclusive domain of RF applications.

For example, a recent

conference paper reported the operation of a WBG-based converter operating at 3 MHz
[15]. The bandwidth of this category of WBG-enabled application can be said to place its
operation in the “near-RF” realm. On the other hand, the technologies which support the
use of WBG devices have not kept pace with the increased performance offered by WBG
devices. For example, the packaging of WBG devices has not evolved to minimize the
influence of parasitic elements as it has in the case of high-power RF devices. For
example, most SiC transistors are currently sold in the industry-standard TO-247
package, which introduces considerable parasitic inductance as shown in Figure 1.8.
WBG device manufacturers also do not typically provide frequency-response data in
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product datasheets. These procedures, which are in common use in the RF device realm,
have not yet become standard practice for the WBG community. However, the fact that
WBG devices commonly operate in the near-RF realm suggests that the omission of these
practices could result in the occurrence of degraded performance or even abnormal
device operation.

Figure 1.8

1.4.2

Estimated Parasitic Inductance Model for TO-247 Package

Side-Effects of Near-RF Behavior
As anticipated by the preceding comparison with silicon RF transistors, the

performance advantages which make WBG devices attractive for power electronics
applications also introduce the possibility of undesirable side-effects. This is particularly
true if the performance-enabling device properties, which include low intrinsic
capacitance and high gain, are not taken into consideration by the application designer.
This section catalogs three distinct phenomena which comprise instances of such sideeffects in WBG applications.

Each of these phenomena has been experimentally
29

observed by the author during the operation of a simple test circuit based on the halfbridge cell shown in Figure 1.9. This circuit represents an important building-block for
many practical power electronics applications, and is also useful for characterization of
switching devices, as will be demonstrated in Chapter IV. The half-bridge circuit used in
this evaluation was a high-current module containing a parallel combination of multiple
1200 V SiC VCJFET’s at each position.

Figure 1.9

CIL test circuit used to generate waveforms of Figure 1.10-Figure 1.12

Note: Parasitic elements are outlined with red dashed boxes. Note that the top switch is
not actively gated, but is biased OFF. The clamped inductor is represented as a current
source.
1.4.2.1

Pronounced Natural Ring-Down
One side-effect of the near-RF behavior of WBG devices is the presence of a

pronounced natural response in the power loop of application circuits switched by these
devices. This phenomenon results from the excitement of resonant modes in parasitic
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energy storage elements which exist in the application structure.

An experimental

example of this behavior is shown in Figure 1.10. WBG-switched circuits are known to
produce an exaggerated natural ring-down compared to traditional silicon-based
applications [16].

One reason for this is that current-generation WBG devices are

characterized by specific on-resistance far lower than high-voltage silicon MOSFET’s,
and do not exhibit tail current at turn-off like silicon IGBT’s. While these characteristics
are desirable in the sense that they enable reduced losses, they also result in a lower
effective damping ratio for the power loop of the system. Therefore, resonant modes
which have been implicitly damped by MOSFET on-resistance or implicitly snubbed by
IGBT tail current may become more pronounced in a WBG-based application. Another
reason that exaggerated oscillatory modes may appear in WBG-based applications is that
WBG devices are capable of switching faster than traditional silicon devices (especially
IGBT’s), due to their low intrinsic capacitance and high transconductance. Therefore, the
amount of parasitic inductance required to produce substantial ringing in a given WBGbased application is lower than that required to produce a similar response in an
equivalent IGBT-based application.
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Figure 1.10

Half-bridge turn-off showing natural ring-down

Note: The red trace is the drain-source voltage (100V/div); the blue trace is the drain
current (50A/div).
1.4.2.2

Miller Turn-On
A second and separate problem which also results from the near-RF behavior of

WBG devices is the occurrence of an un-commanded switching event in the inactive
switch of the half-bridge, resulting in an undesirable high-current transient.

This

phenomenon is commonly known as “shoot-through” or “Miller turn-on”; an example of
this phenomenon is shown in Figure 1.11. Miller turn-on occurs when the inactive switch
in a half-bridge experiences a rapid, positive

event across the drain-source

terminals during the time that the active switch drain voltage collapses, resulting in a
positive displacement current through the Miller capacitor equal to

. If the

gate-drive attached to the inactive switch cannot fully sink this displacement current, the
intrinsic gate-source capacitor will be charged by the balance of the displacement current
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and the inactive switch may turn on. This phenomenon is known to be an increased risk
in WBG-switched circuits for the simple reason that the

expressed across the

drain-source terminals of the inactive switch is likely to be quite high [17]. It has also
been demonstrated that the presence of any series impedance between the gate terminal
of the inactive switch and the gate-drive output stage exacerbates the risk of Miller turnon because it impedes the ability of the gate-drive to sink the displacement current
through the Miller capacitance. Thus, the use of a small or zero-value gate resistor is
preferred to reduce the risk of Miller turn-on.

Figure 1.11

Half-bridge turn-on showing shoot-through

Note: The red trace is the drain-source voltage (100V/div); the blue trace is the drain
current (50A/div).
1.4.2.3

Self-Sustained Oscillation
A third problem which arises due to the near-RF behavior of WBG devices, but

which has not been extensively described in the power electronics literature, is the
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phenomenon of self-sustained oscillation (SSO) at turn-off of the active switch in the
half-bridge configuration. This problem is distinct from both the under-damped natural
response and the occurrence of shoot-through, and it can result in de-stabilizing of the
attached application circuit. An example of post-turn-off SSO is shown in Figure 1.12.
A comprehensive explanation of the reasons that this phenomenon occurs is the broader
subject of this dissertation. For the purposes of this introduction, it should be noted that
SSO involves the repeated self-gating of the switch in question, and it is possible for this
phenomenon to result in the destruction of the oscillating switch due to electrical
overstress. In addition, it should be noted that this phenomenon represents an example of
the type of circuit instability which is commonly referenced in the literature describing
RF devices and applications. In the case of RF devices, both device manufacturers and
application designers make provisions to ensure that instability of this type does not
occur. However, the fact that WBG device manufacturers and application designers
normally do not take these precautionary measures makes it not unlikely that such
instability can occur. In fact, in the context of what is known about RF devices, one
might reasonably expect SSO to be the logical outcome if WBG devices are integrated
into an application without a corresponding engineering effort designed to prevent its
occurrence.
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Figure 1.12

Half-bridge turn-off showing self-sustained oscillation

Note: The red trace is the drain-source voltage (100V/div); the blue trace is the drain
current (50A/div).
1.4.3

Distinguishing Features of the “Forced Cycle”
The occurrence of SSO described in the previous section and shown in Figure

1.12 demonstrates a condition under which the oscillation phenomenon is observed to
continue through the entire oscilloscope acquisition envelope. Another manifestation of
this problem is the occurrence of a burst of cycles which have all the distinguishing
features of SSO at the end of the switching transition, but which subsequently damp out
like the natural response. This “transient mode” of SSO may continue for five, ten, or
even fifty cycles before transitioning to the mode which represents the circuit natural
response. This situation complicates matters when it comes to distinguishing between the
occurrence of SSO and the natural response of the power circuit. Nevertheless, it is
possible to separate these two scenarios due to several distinguishing features of the
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cycles which comprise an instance of self-sustained oscillation. For clarity, throughout
the remainder of this dissertation, cycles which make up an instance of SSO will be
called “forced cycles” in order to distinguish them from cycles which make up the natural
response of the power circuit, which will be called “natural cycles”.
The first distinguishing feature of the forced cycle is that the gate-source voltage
is observed to remain at or near the threshold voltage for the duration of the forced cycle.
This feature is evident in Figure 1.13. The second distinguishing feature of the forced
cycle, which is also visible in Figure 1.13, is that a perturbation in the drain-source
voltage occurs at the same time that the gate-source voltage reaches threshold. This
perturbation is observed as a discontinuity in the drain-source voltage which indicates a
disruption of the quasi-second-order natural ring-down evident in this waveform prior to
this event. When this disruption occurs, the drain-source voltage is driven toward zero
due to the fact that channel conduction has commenced within the oscillating switch.
The onset of channel conduction at this inflection point is the most important factor
which distinguishes a forced cycle from a natural cycle.
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Figure 1.13

Distinguishing Features of Forced Cycle (Part 1)

Note: The green trace is the drain-source voltage (50V/div); the purple trace is the gatesource voltage (10V/div).
Another significant factor which can be used to readily distinguish between
forced and natural cycles is the frequency of oscillation. As demonstrated by Figure
1.14, the frequency of a series of contiguous forced cycles is observed to be significantly
lower than the frequency of a series of contiguous natural cycles. In this figure, the first
five cycles are identified as forced cycles, while the remaining cycles are identified as
natural cycles. Note that the difference in the frequency of oscillation is most obvious in
the drain-source voltage. The difference in the frequency of oscillation is not always a
ratio of 1:2 as demonstrated in this example, but the two frequencies are generally
separated by a sufficient margin to enable them to be easily distinguished. The reason for
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this difference in the frequency of oscillation for these two cases will be explained in
Chapter III.

Figure 1.14

Distinguishing Features of Forced Cycle (Part 2)

Note: The green trace is the drain-source voltage (20V/div); the purple trace is the gatesource voltage (10V/div).
1.5

Contributions and Organization
The purpose of the current work is to provide a comprehensive treatment of the

self-sustained oscillation (SSO) phenomenon. This phenomenon has proven to be a
natural consequence of developing high-performance applications based on WBG fieldeffect devices operating in the near-RF regime. This phenomenon is not well understood
by the power electronics community, but the literature contains indications that this is an
ongoing problem in the WBG device community, particularly among those practitioners
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who are seeking to take maximum advantage of the fast-switching capability of WBG
devices. This dissertation provides new knowledge which can enable power electronics
designers to prevent the occurrence of this behavior in applications by design, rather than
by trial-and-error. In light of the practical need for an understanding of this phenomenon,
the primary contributions of this dissertation can be summarized as follows:
1. A set of experimentally-validated analytical models are developed which can
be used to quantitatively determine the risk of self-sustained oscillation based
on a specific set of circuit and device parameters.

The methodology

employed in this work is complex enough to faithfully predict the behavior of
practical circuits, but simple enough to enable a fundamental understanding of
the factors which influence this behavior. For example, this methodology
uses a behavioral model of the transistor based on the smallest number of
circuit components possible rather than the more abstract two-port model
based on S-parameters, thus avoiding the need to measure frequencydependent transistor terminal characteristics.
2. Three distinct categories of anomalous switching behavior that can arise due
to the near-RF properties of current-generation WBG devices are identified
and properly classified. The literature indicates that the separation of these
modes is not well understood, and the resulting confusion is known to be an
impediment to the management of these phenomena in practical applications.
3. And, finally, a set of specific recommendations for avoiding the occurrence of
self-sustained oscillation in the context of practical application circuits is
enumerated. Known approaches to mitigate the problem are explained by the
39

theory presented in this dissertation and are shown to be consistent with
compensation-based methods found in the RF design literature. Using the
quantitative understanding made available in this dissertation, other
innovative methods of compensation are discernible and early stage
application of such alternatives are reported to be effective.
This dissertation is organized as follows. Chapter II presents a review of the
literature relevant to the current work.

Chapter III provides a detailed theoretical

treatment of the circuit under study, based on a minimal parasitic model of the WBG
device which is nevertheless sufficient for explaining the most important aspects of the
considered behavior. Chapter IV presents an overview of the empirical test apparatus and
procedures used for validation of the theoretical model. Chapter V presents the results of
the empirical validation procedure which was carried out as part of this work. Chapter VI
presents a description of practical techniques which can be used to prevent the occurrence
of self-sustained oscillation. Chapter VII summarizes the contributions of the current
work and concludes this dissertation.
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CHAPTER II
LITERATURE REVIEW

Power electronics literature contains many references to the occurrence of
oscillatory modes in circuits involving fast-switching semiconductors. However, the
body of literature on this topic is fragmented, and the few references which specifically
consider the self-sustained oscillation problem do not provide any analytical treatment of
this behavior which can be used by circuit designers. On the other hand, several relevant
studies have been found in the literature describing the design of RF applications, and
particularly RF amplifiers. Although the context of these applications is somewhat
different from the use of transistors in power electronics applications, the insight gained
from these references is nevertheless beneficial to the current study. In order to bring
some order to the ensuing discussion, the reviewed literature will be broken down into
several categories, which are enumerated below.
1) Indirect studies of oscillatory phenomena
2) Direct studies of oscillatory phenomena
3) Manufacturer design guidance referencing oscillatory phenomena
4) Analytical treatments of oscillatory phenomena
5) Studies of circuit stability involving RF applications
It should be noted that a significant portion of the literature referenced in this
section comes from studies involving GaN devices. This can be explained, in part, by the
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near-RF characteristics of these devices. As N. Kaminski and O. Hilt report in [5],
current-generation GaN HEMT’s are found to have performance near the SiC unipolar
limit, as do vertical-channel SiC JFET devices such as those used in the empirical study
of Chapter V. As explained in the introduction, devices with performance near the SiC
unipolar limit are characterized by low parasitic capacitance and high transconductance,
which extends the bandwidth of resulting applications into the near-RF regime. This
extended bandwidth produces an increased susceptibility to the oscillatory phenomena
studied here. The performance of SiC MOSFET’s, on the other hand, is further from the
SiC unipolar limit than that of GaN HEMT's and vertical-channel SiC JFET's. Compared
to these devices, SiC MOSFET's are characterized by relatively higher parasitic
capacitance and lower transconductance, which restricts the bandwidth of resulting
applications. This increases the threshold conditions at which applications based on the
SiC MOSFET will cause the oscillatory phenomena which are the subject of this
dissertation.

Nevertheless, SiC MOSFET’s are also known to be subject to the

occurrence of such oscillatory phenomena and the literature represents this reality as
well.
In order to maintain consistency and reduce confusion throughout the literature
review, the term "self-sustained oscillation" (SSO) will be used to identify the type of
forced oscillation which is the primary focus of this work, while the term "natural ringdown" will be used to identify the damped power loop resonance which is more
commonly reported in the literature.
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2.1

Indirect Studies of Oscillatory Phenomena
The first category of papers which mention oscillatory behavior of any variety do

so only in passing, usually due to the unexpected presence of such behavior in an
example application which is itself the actual topic under study. For example, a recent
study by M. Rodriguez et al. [18] reports the design of a 20 MHz buck converter based
on GaN devices. The authors of this paper describe the occurrence of self-sustained
oscillation during the switching characterization which preceded the converter evaluation.
In order to resolve this problem, the authors increased the gate resistor value, which
stabilized the system at the cost of increased switching losses. In another recent paper
[19], M. Danilovic et al. report a switching characterization effort with GaN devices
which encountered self-sustained oscillation. The authors of this paper also resorted to
increasing the gate resistor in order to provide system stability. In another study [20], T.
Funaki et al. provide a switching characterization of a high-power SiC MOSFET module.
In this study, poor dynamics are observed in the switching waveforms, and the authors
correctly attribute this behavior to the presence of parasitic inductance. The switching
waveforms in this paper also reveal the presence of a single cycle of self-sustained
oscillation, which is acknowledged by the authors. However, the authors do not provide
any analysis of this phenomenon, nor do they prescribe any remedy for addressing this
problem. A host of additional papers can be found which describe the occurrence of
natural ring-down in the power loop of systems based on SiC and GaN devices [8], [17],
[21]-[24]. In this representative sample, the authors typically recognize that the observed
oscillation is the result of the fast-switching transients exciting resonant modes in
parasitic circuit elements. As a result, the same suggestions for resolution appear in most
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of these papers: (1) implementation of careful layout practices to minimize parasitic
inductance, and (2) reduction of switching speed.

Other suggestions include the

implementation of active snubber circuits [21], and the use of the strip-line impedance
matching technique to further reduce parasitic inductance of PCB traces [24]. These
papers do not provide detailed analysis of the observed oscillatory phenomena beyond the
recognition that they can be mitigated through the indicated means.
2.2

Direct Studies of Oscillatory Phenomena
Another category of literature which deals with this topic are papers which

consider oscillatory phenomena as one of their primary foci. In general, the authors of
these papers go beyond the simplistic explanation provided by the references in the
previous section, but they stop short of providing a detailed theoretical treatment. Each
of these papers seeks to provide an authoritative answer to the question of why natural
ring-down occurs in the power-loop of fast-switching converters. For example, two
papers by Z. Chen et al. [25][26] provide an empirical parametric analysis of the parasitic
elements commonly found in hard-switched applications. This study seeks to determine
which parasitic circuit elements are the primary contributors to common non-ideal
power-loop behaviors such as voltage and current undershoot/overshoot and bus ringing.
In a study describing a resonant gate driver for a boost converter based on SiC
MOSFET’s [27], P. Anthony et al. conclude that the aggregate inductance of the gate
loop provides a practical limit to the switching frequency achievable in hard-switched
applications. This observation is corroborated by G. J. Krausse in [28]. In [16], I.
Josifovic et al. provide a detailed study of natural ring-down in the power loop. This
paper compares two methods of suppressing power loop oscillation: the use of an RC bus
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snubber and the use of a ferrite bead in the power path. The authors conclude that both
methods are equally effective, but the ferrite bead provides the same effect with a smaller
switching loss penalty. This paper also provides an analysis of the occurrence of shootthrough, and suggests the use of a capacitive clamp in parallel with C GS in order to reduce
susceptibility to this phenomenon. In [29], M. Adamowicz et al. provide a detailed study
of power loop natural ring-down. This paper focuses on the impact of the anti-parallel
rectifier selection on the behavior of the power loop. In this study, it is concluded that
while the use of a SiC anti-parallel rectifier has a distinct advantage in terms of reduced
losses, it also contributes in a substantial way to the presence of ringing in the power
loop, due to reduced effective power loop damping and the fast switching transients.
This paper also observes that resonance in the power loop can be coupled into the gateloop through the effect of the common source inductance.
Another set of papers in this category actually serves to further confuse the issues
surrounding the occurrence of natural ring-down in the power loop. For example, in [30],
J. Delaine et al. use a 1 MHz buck converter based on GaN switches as a test platform to
study the occurrence of several related oscillatory phenomena. These authors state that
the oscillatory behavior results from “EMC perturbation” and attempt to correct the
problem by adopting a metal-substrate PCB to shield the gate signal from radiated EMI.
Not surprisingly, this change has limited benefit. Nevertheless, the authors also explore
the minimization of PCB trace inductance as a proposed solution to the “EMC problem”,
but the results of this effort are not reported.

It is not clear whether the authors

understand that the oscillation is primarily the result of resonance between parasitic
circuit elements. In another recent paper [31], T. Noguchi et al. also present a confused
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analysis of the oscillatory modes observed in a system under study. This study seeks to
analyze an 80 MHz oscillatory mode present in the gate-source voltage waveform. The
authors describe this phenomenon as “high-frequency common-mode noise” and state
that it results from displacement current through the Miller capacitance. The root cause
for this oscillation is not made clear, although some improvement is achieved by reducing
parasitics and improving the gate-drive circuit isolation. However, the authors do not
provide a motivation for the reduction of circuit parasitics, nor do they connect this
strategy to any theoretical treatment.
2.3

Design Guidance Referencing Oscillatory Phenomena
Another category of literature on this topic is design guidance from device

manufacturers. Both SiC and GaN device manufacturers are aware of the self-sustained
oscillation problem, and their application materials contain recommended “best
practices” which are recommended to users of the technology to avoid this particular
problem as well as the occurrence of natural ring-down. The most direct reference to the
occurrence of self-sustained oscillation in the available GaN design guidance literature
can be found in [32]. In this work, an equivalent circuit of the GaN device along with the
device and gate-loop parasitic elements is presented by Efficient Power Conversion
(EPC). The author of this seminar, R. White, states that the effect of the gate-loop
inductance presence in this circuit "can easily make an oscillator". In an EPC application
note [33], E. Abdoulin et al. warn potential customers about the possibility of selfsustained device oscillation during pulsed curve tracer measurements. The use of a gate
resistor greater than 100 Ω is recommended in order to prevent this behavior during
pulsed curve-tracer measurements.

In this application note, EPC also provides an
46

oscillogram of the described behavior, which is reproduced here as Figure 2.1. Other
EPC application materials by E. Abdoulin et al. [34] and J. Strydom [35] further reinforce
these warnings regarding self-sustained oscillation.

In these two papers, EPC

recommends minimizing the gate-loop inductance through careful layout and the use of
the strip-line impedance matching design technique "to minimize oscillations and reduce
parasitic losses". In [35], the possibility of self-sustained oscillation is explicitly stated.

Figure 2.1

Figure from EPC application note demonstrating SSO

Note: This figure was obtained from [33]. The orange trace is the gate-source voltage
(1V/div); the blue trace is the drain-source voltage (1V/div).
Texas Instruments (TI) also provides several design guidance documents which
reference the possibility of oscillation in fast-switching circuits. Although TI does not
manufacture SiC or GaN transistors, it does manufacture gate drive IC's for both types of
devices, and therefore has a vested interest in informing customers of the possibility of
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this unexpected behavior. TI warns about the possibility of gate-loop oscillation in the
datasheet for its recently-released GaN gate-drive IC, the LM5113 [36]. A similar
warning is contained in a general application note regarding the design of high-speed gate
drive circuits [37]. The fact that this application note was published in 2001, before the
commercial availability of SiC or GaN transistors, implies that the occurrence of
oscillatory modes within the gate loop is not restricted only to applications based on wide
band-gap devices, as is anticipated by this dissertation. The analysis in Chapter III will
show the necessary conditions which apply to any similar circuit with devices of the
correct characteristics (for example, silicon RF transistors).
Another manufacturer which provides design guidance materials suggesting the
possibility of self-sustained oscillation is Cree. In an application note outlining general
"best practices" for the use of SiC MOSFETS [38], Cree encourages customers to
minimize parasitic inductance in their applications circuits and to carefully select the gate
resistor value to damp any residual gate-loop oscillation. Cree also makes an explicit
reference to the possibility of "device oscillation" in the datasheet for the recentlyreleased 1200 V, 100 A SiC MOSFET module, the CAS100H12AM1 [39]. In this
document, Cree encourages customers to take "special precautions" to prevent the
possibility of this oscillation, such as minimizing the loop area (and therefore the
parasitic inductance) of the gate-drive interconnection.
2.4

Analytical Treatments of Oscillatory Phenomena
The next category of references which pertains to this topic is that set of papers in

which some form of analytical treatment is provided for any of the possible oscillatory
phenomena associated with fast-switching semiconductors. No analytical treatment has
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been found which provides a quantitative link between the presence of gate inductance
and the possibility of self-sustained oscillation. However, several sources provide either
a partial treatment of related phenomena or an equivalent circuit which could form the
basis of such an analytical treatment. For example, both [40] and [7] provide detailed
analytical treatments of the shoot-through condition, along with threshold criteria to
avoid this behavior by reducing either switching speed or gate-loop parasitic inductance.
Although neither of these sources attempt an analytical treatment of the natural ringdown or self-sustained oscillation phenomena, the equivalent circuit models used by both
references are sufficient for providing such an analytical treatment. In [41], O. Alatise et
al. provide a detailed analytical treatment of the natural ring-down phenomenon in the
power loop of a circuit based on an IGBT. Although this treatment cannot be readily
adapted to the task of analyzing the self-sustained oscillation problem, this treatment
nevertheless provides a pattern for the type of analysis which is needed to confer an
understanding of these phenomena to the research community. Another paper which
comes closer to providing an analytical treatment of these oscillatory phenomena is [42].
In this work, J. Wang et al. provide a detailed description of all phases associated with
commutating an inductive load using a power MOSFET, along with a comprehensive
theoretical treatment. However, the equivalent circuit model used in this work excludes
consideration of the gate-loop inductance, which renders it inadequate for the task of
describing the self-sustained oscillation phenomenon. Finally, the treatment given in [43]
by K. Watanabe et al. is the closest attempt which has been found to an analytical
treatment of either the natural ring-down or self-sustained oscillation problem.
Unfortunately, this paper has several inconsistencies which add confusion to the subject
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and call into question the validity of the results. In this paper, an effort is made to
provide an analytical expression corresponding to the parasitic structure which gives rise
to the observed oscillation, but gate inductance is not considered by this preliminary
treatment. A second equivalent circuit (with gate inductance) is used in simulation to
improve on the results obtained from the theoretical treatment, but the updated theoretical
equations are not provided. Furthermore, the possibility of self-sustained oscillation is
not mentioned by this paper, and no suggestions for improving the circuit’s immunity to
the observed behavior are provided.
2.5

Studies of Circuit Stability Involving RF Applications
Within in the field of power electronics, the potential instability of high

bandwidth circuits has been consigned to obscure references in the literature; however, in
the field of radio-frequency (RF) applications, the opposite is true. Literature describing
the field of RF applications, and particularly RF amplifiers, is replete with descriptions of
potential and observed circuit instability. It is widely recognized that the higher the
intended operating frequency of a particular application, the greater the care which must
be exercised by the circuit designer to prevent undesirable oscillation and instability. It
follows that the management of parasitic-induced oscillation should be a prevalent topic
in the literature describing high-frequency RF applications. In fact, this is exactly what is
found in the literature describing amplifiers in the frequency bands commonly used for
wireless communications: high-frequency (HF: 3-30 MHz), very-high-frequency (VHF:
30-300 MHz), and ultra-high-frequency (UHF: 300-3000 MHz). The phenomenon of
amplifier instability has received extensive treatment in the RF amplifier literature dating
back to the introduction of the transistor in the 1950's. The two classic works on this
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subject include a paper published in 1956 by J. Linvill and L. Schimpf at Bell
Laboratories [44], and a paper published in 1957 by A. Stern at General Electric [45].
Collectively, these two papers define a comprehensive amplifier stability analysis and
design procedure which forms the basis of this practice as it appears today in RF
handbooks [10][46].
2.5.1

Linvill and Schimpf Paper (1956)
The first portion of this procedure deals with the issue of potential instability of

the transistor itself, without regard for the external circuit. In [44], Linvill and Schimpf
demonstrate that some transistors are unconditionally stable, while others are stable only
for certain values of source and load impedances. To accomplish this analysis, the
authors present a small-signal model of the transistor as a generic two-port network.
Since the transistor is a three-terminal device, one terminal is selected as a common
reference for the input and output ports, and this leads to three possible configurations:
common collector, common base, and common emitter. The authors of [44] demonstrate
that the following analysis is equally applicable for any of these configurations. Figure
2.2, for example, demonstrates the representation of a bipolar transistor as a generic twoport network in the common emitter configuration. Based on this representation, the twoport parameters are determined at an appropriate set of bias conditions. The two-port
parameters can be expressed in terms of impedance values (Z-parameters), admittance
values (Y-parameters), hybrid values (H-parameters), or scattering values (S-parameters),
but the authors of [44] use hybrid parameters exclusively. The hybrid parameters for the
two-port network shown in Figure 2.2 are given by Equations (2.1)-(2.4).
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Figure 2.2

Two-port Representation of Generic Transistor

Note: This figure was adapted from [44].
|

(2.1)

|

(2.2)

|

(2.3)

|

(2.4)

The power gain of the two-port can be expressed in terms of the hybrid
parameters according to Equation (2.5). If this quantity is negative, the two-port network
will supply power to both the source and the load simultaneously. This means that one
port of this network presents a negative resistance to the rest of the circuit; in this case the
two-port network is unstable and will oscillate.

{

}

|

|

{

}

{

}

(2.5)

This leads to the definition of a criticalness factor, which is now better known as the
Linvill stability factor. The equation for this criterion is given by (2.6). The transistor is
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shown to be unstable for values of the Linvill stability factor greater than unity. If
evaluation of this criterion results in a value less than unity, the transistor is shown to be
unconditionally stable, regardless of the external circuit to which the transistor is
connected.
|

|

(2.6)

An alternate representation of the Linvill stability factor which is commonly found in
modern RF handbooks and application notes is based on the use of Y-parameters rather
than H-parameters [46]-[49]. This alternate definition is provided in Equation (2.7).
|
{

}

|
{

}

{

}

(2.7)

Referring to the labeled parameters in the generic two-port network of Figure 2.2, the
following definitions are specified in support of Equation (2.7):
|

(2.8)

|

(2.9)

|

(2.10)

|

(2.11)

The Linvill method is of limited utility in the design of practical amplifier circuits, since
it considers the stability of the transistor in isolation, with an open circuit at both the
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input and output terminals [48]. An additional analytical procedure is therefore needed to
describe the stability of a practical amplifier, which incorporates the influences of the
transistor along with generic terminations at the both the input and output.
2.5.2

A. Stern Paper (1957)
Further work on this subject was performed by A. Stern and published in [45]. In

this paper, Stern extends Linvill's work by proposing a composite two-port network
consisting of the transistor along with a terminating admittance at both the input and
output port. Each of these admittances is divided into a real and imaginary part, and only
the real portion (the conductance) is considered to be part of the composite network. This
composite network is shown in Figure 2.3.

Stern demonstrates that based on this

formulation, a new stability factor can be constructed which accounts for the influence of
the external circuit as represented by the source admittance (
load admittance (

) and the

). This new stability criterion, which has subsequently

been called the Stern stability factor, is given by Equation (2.12). Values of the Stern
stability greater than unity represent a stable amplifier configuration at the selected
operating point; values less than unity represent a potentially unstable amplifier
configuration at the selected operating point. Note that the meaning of this stability
metric is inverted with respect to that of the Linvill stability metric.
(

{
|

}

)(
|

{
{

}

)
}

(2.12)

Stern's work also includes a mechanism for describing the maximum gain available to a
linear amplifier as a function of the above-referenced stability factor. This feature is very
valuable, because it allows application designers to quantitatively manage the well54

known trade-off between amplifier gain and stability. Previous to this publication, the
only method known for calculating the maximum amplifier gain was for the special case
of an unconditionally stable transistor.

Stern's work extended the visibility of this

important amplifier design metric to the general case, including conditionally-stable
transistors.

Figure 2.3

Composite Two-port Network

Note: This figure was adapted from [45].
2.5.3

Caveats and Applicability to the Current Work
Several explanatory notes are in order with regard to the stability analysis

procedure outlined in the previous sections. First, it should be noted that modern use of
this procedure is almost universally based on the use of S-parameters instead of Yparameters. The reason for this is two-fold [46]. First, the measurement of Y-parameters
requires the application of an ideal short-circuit across the port which is not being
measured. At radio frequencies, it is very difficult to achieve a reasonably well-behaved
short circuit due to stray inductance in the short-circuit standard. Second, terminating a
potentially unstable transistor with a short circuit is likely to cause oscillation during the
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measurement procedure. S-parameters are easier to measure due to the fact that the
terminations used are higher impedance (the characteristic frequency, usually 50 Ω).
Terminations of this variety are readily achievable, even at high frequencies, and their
impedance helps to damp out the oscillatory behavior seen during Y-parameter
measurements. Although not reproduced here, a translation of the original stability
criteria to the S-parameter domain is provided in many modern RF handbooks such as
[46]-[47].
Second, it should be noted that RF amplifier applications are traditionally divided
into two categories: low-noise amplification and power amplification [46]-[47]. The
former category corresponds to the type of amplifier typically used in the design of
components in the receive signal chain and pre-amplifiers in the transmit signal chain.
These amplifiers typically operate in Class A and the output power is generally below a
few watts. The latter category is typically employed in the output stages of a high-power
wireless transmitter. This is pertinent to the current discussion because the stability
analysis procedure outlined in the previous sections is generally restricted to use in the
design of low-power amplifiers. While the literature is in agreement that high-power
amplifier design is performed without the aid of the small-signal model and analysis
technique commonly used for low-power amplifier design, it is fragmented on the reason
for this division in general practice. Some sources [46] indicate that the reason has to do
with the lack of availability of S-parameters for high-power transistors, while other
sources [10] claim that the reduced linearity of high-power amplifiers invalidates the use
of the small-signal model and associated analysis techniques.

Regardless of the

justification for this distinction, it is mirrored by a corresponding change in both the
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presentation of parameterization data and the presence of internal compensation for these
two types of transistors. As was mentioned in the introduction, low-power RF transistors
are characterized by tabulated S-parameter data and do not include internal compensation
networks; high-power RF transistors, on the other hand, are not described by S-parameter
data and usually incorporate internal compensation networks to improve application
stability [10].
Third, as regards the validity of the traditional low-power amplifier stability
analysis procedure, it should be noted that S-parameters are by definition small-signal
values which depend on the selection of an operating point. The operating conditions
applicable to the determination of S-parameters include the DC rail voltage, the gate bias
current (for bipolar devices) or gate bias voltage (for field-effect devices), and the
frequency of operation [10]. If an amplifier designer desires to apply the traditional
stability analysis procedure using different operating conditions than were used by the
manufacturer for measurement of the published S-parameters, he is forced to either
measure a new set of S-parameters at the operating point of interest or request that the
transistor manufacturer do so. This is one aspect of the RF amplifier stability analysis
procedure which limits its utility in a general sense.
For similar reasons, the application of the common RF stability analysis technique
has limited applicability to the problem of instability in WBG-based power electronics
applications.

Today, WBG devices are not viewed as RF-class components and

manufacturers therefore do not supply high-frequency characterization data such as Sparameters in the literature describing their products. Even if this were not the case, the
small-signal nature of this characterization would render the published data irrelevant to
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most application designers, due to the broad range of operating conditions commonly
encountered in power electronics applications.

As a result, specific S-parameter

measurements would need to be made on an individual application basis in order to take
advantage of this procedure. In addition, many power electronics laboratories are not
equipped with the specialized instrumentation necessary to measure S-parameters.
Nevertheless, there is mounting evidence in the literature that some procedure for
anticipating the likelihood of power electronics application instability, and addressing it
at the design stage rather than at the testing stage, is sorely needed.
The approach for stability prediction used in this dissertation takes a unique
approach which avoids most of these difficulties. As will be described in Chapter III, this
approach is based on a single-port network abstraction and does not require a-priori
knowledge of detailed characterization information regarding the terminal behavior of
this network. The characterization of a few individual components within this network is
required, but even rough estimates of these values will enable a first-order stability
analysis to be accomplished. In addition, the concern of validity of the small-signal
model due to non-linearity of the network is handled in this approach by iterating the
small-signal model over a range of operating conditions such that the non-linear behavior
of the transistor is incorporated into the model. Finally, the recognition of the fact that
the single-port network has a built-in self-resonant frequency is utilized in order to reduce
the dimensionality of the operating condition space. If the RF stability analysis method
were to be applied to this problem, S-parameters would need to be captured over two
dimensions: DC bias and frequency.

The proposed technique, on the other hand,

linearizes the network over a single operating condition dimension (DC bias) and
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subsequently extracts the oscillation frequency self-consistently from the model. In this
way, the proposed technique is shown to be preferable to the traditional RF stability
analysis technique in the context of WBG power electronics applications.
2.6

Summary
In summary, it is reasonable to claim that the current body of power electronics

literature does not contain any analytical treatment of the self-sustained oscillation
phenomenon which permits quantitative evaluation of the risk of this behavior based on
specific values of parasitic elements. What is clear from the literature is that selfsustained oscillation of a power circuit is a practical problem, and it is a growing concern
for power electronics application designers who are utilizing wide band-gap
semiconductors. The literature also contains a number of references which provide hints
to help designers avoid this problem, but it appears that these suggestions are being made
based on experience rather than understanding. Another fact which is clear from this
literature review is that there is a fair amount of confusion even among power electronics
experts regarding the fundamental relationships which make up the root cause of this
behavior.

In addition, the techniques found in the literature for addressing similar

instability problems in high-frequency RF applications are of limited utility in predicting
this behavior in power electronics circuits, due to their dependence on characterization
data which is difficult to obtain. It is clear, therefore, that the principal value of the
current work is to provide a clear and concise explanation of the relationships which
underlie the self-sustained oscillation behavior; to provide an analytical treatment which
allows this behavior to be predicted; and to pass the resulting knowledge along to the
research and design community.
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CHAPTER III
THEORETICAL ANALYSIS

In order to provide a means by which power electronics practitioners can
deterministically eliminate the possibility of self-sustained oscillation from occurring in
their applications, a comprehensive theoretical treatment of this phenomenon is required.
One reference which provides a qualitative description of the natural ring-down
phenomenon does so by breaking down this behavior into two components: (1) the initial
storage of energy in the power loop resonant tank, which is observable as a voltage
overshoot, and (2) the damped natural response as this energy storage is dissipated in the
power loop equivalent series resistance [50]. Although the mechanisms which govern the
self-sustained oscillation phenomenon are different from this description of the power
circuit natural response, an equivalent compartmentalization of the self-sustained
oscillation phenomenon into two portions is an attractive approach for this study.
Specifically, the first portion of the SSO phenomenon can be viewed as the initial cycle
of oscillation, in which the prerequisite conditions may be satisfied for enabling the
second portion of the phenomenon, which involves continuous oscillation. There are
several reasons why this approach is warranted for the current work. First, the underlying
conditions which enable these two modes appear to be separate. As was explained in
Chapter I, it is possible to create an initial cycle which is favorable to self-sustained
oscillation without creating a continuously-running, self-sustained oscillator.
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The

reasons for this observation are now understood, and can be predicted by the theoretical
treatment supplied in this chapter.

Second, this compartmentalization of the SSO

behavior enables the use of two separate analysis methods, each of which can be selected
for maximum effectiveness in describing the portion of the behavior to which it is
applied.

For example, the initial cycle of analysis is by definition a transient

phenomenon; such a phenomenon can be readily described by traditional circuit analysis
techniques. The process of continuous oscillation, on the other hand, does not lend itself
well to traditional circuit analysis techniques, because even small errors in the circuit
model would eventually cause the behavior of the model to diverge from the behavior of
the physical circuit. Therefore, a technique based on a slightly higher level of abstraction
is best suited for describing the continuous portion of the SSO phenomenon. For these
reasons, a logical separation of the SSO phenomenon into an initial transient portion and
the subsequent continuous oscillation portion will be adopted for the remainder of this
work.
The test circuit used throughout the analysis in this chapter is shown in Figure 3.1.
It should be noted that this circuit represents a minor revision of the half-bridge switching
characterization circuit described previously in this dissertation. Compared to the full
half-bridge test circuit of Figure 1.9, this circuit incorporates a few simplifications. First,
the substitution of a passive rectifier for the top switch position of the half-bridge implies
that this circuit is not susceptible to the occurrence of shoot-through. This simplification
permits the current work to set aside this potential problem and focus exclusively on the
SSO phenomenon. Second, the anti-parallel diode across Q2 has been removed. Since
the circuit of Figure 3.1 permits the flow of the load current through the switch only in
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the forward direction, the inclusion or omission of the anti-parallel rectifier does not have
significant system-level implications in this circuit, at least in a large-signal sense. The
presence of this component does, however, have significant implications in a small-signal
sense due to the junction capacitance of such a device under reverse bias. A linear
approximation of this small-signal influence, however, can be simulated with the
inclusion of a linear capacitor across the drain-source terminals of the WBG FET at
position Q2. As will be demonstrated later in this chapter, the equivalent circuit model
which represents the WBG FET throughout this work does incorporate provisions for a
drain-source parasitic capacitance. Thus, this configuration of the circuit provides the
widest applicability to the range of WBG devices which are candidates for inclusion in
the present study. For example, this circuit can be used to study the special case of a
WBG field-effect device which does not incorporate a body diode in its internal structure
(such as the SiC VCJFET), by simply initializing this parameter value to zero. This
circuit can also be used to study the general case of the MOSFET which includes a body
diode or a SiC VCJFET which lacks a body diode, but which is fitted with an antiparallel rectifier. This is accomplished in the FET equivalent circuit model by utilizing a
value for the drain-source capacitance which approximates the linearized influence of the
body diode or anti-parallel rectifier junction capacitance at the applied reverse bias.
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Figure 3.1

Simplified Half-bridge Test Circuit Used for Theoretical Analysis

Note: The load inductor is represented by an ideal current source; parasitic elements in
the circuit are indicated by red dashed boxes. The ideal gate-drive source VG transitions
from the positive rail (VDD) to the negative rail (VSS), at turn-off.
3.1
3.1.1

Initial Forced Cycle
Turn-Off Dynamics without SSO
One stated premise of this dissertation is that the possibility of self-sustained

oscillation is introduced during a turn-off event which is associated with the commutation
of an inductive load current away from the channel of a WBG field-effect device. As
will be shown in this section, the manifestation of this problem is evident as early as
during the first cycle of forced oscillation. In light of this, a reasonable place to begin the
discussion of the first cycle of this phenomenon is to consider the expected dynamics of
the turn-off process involving WBG devices when this problem does not occur. Power
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electronics literature contains a number of descriptions of the inductively-loaded turn-off
process for a field-effect transistor. Frequently, these examples contain only highlyidealized straight-line waveform representations which bear little resemblance to the
behavior of any physically realized circuit. These examples provide little insight into the
behavior of a circuit switched by WBG devices and designed for high-frequency
operation. A few references provide additional relevance to WBG circuits by describing
the influence of circuit and device parasitics on the turn-off process [25][51]. However,
even these references present waveforms which are based on simplified models and do
not attempt to describe the convolution of multiple parasitic influences which are
commonly observed in WBG circuits. In one such example, which is reproduced in
Figure 3.2, four distinct regions of the turn-off procedure are described (turn-off delay,
VDS rise, ID fall, and VGS fall). This representation is well-recognized and is a more
complete description of the FET turn-off process than the idealized straight-line
representations found in power electronics textbooks. However, there are several factors
which limit the applicability of this representation for describing the turn-off behavior of
practical circuits involving high-frequency WBG devices.

First, a WBG circuit

incorporating a high-peak current gate drive may not have an observable plateau in the
gate-source voltage during the drain-source voltage rise time. The turn-off delay time
may be similarly imperceptible.

Second, if the freewheeling rectifier (D1) has

appreciable junction capacitance, then the “VDS rise” and “ID fall” periods may appear to
significantly overlap. The reason for this is that the junction capacitance of D1 has to be
completely discharged in order for it to become forward-biased and take over the load
current from the channel of Q2. Thus, during the “VDS rise” time, displacement current
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flows through the junction capacitance of D1 and contributes to the load current. Since
the load inductor is effectively a constant current source at this time scale, the channel
current of Q2 must be reduced to accommodate this displacement current. Therefore,
although the freewheeling rectifier does not take over the load current until after the “VDS
rise” time (when it becomes forward biased), this transition becomes obscured due to the
junction capacitance of D1. Third, all physically realized circuits contain some amount of
trace inductance in the printed circuit board, interconnections, and device packaging.
The simplified model which underlies the idealized waveforms of Figure 3.2 accounts for
the presence of FET intrinsic capacitances, but it does not account for the presence of any
stray inductance of the circuit. This fact is evident in the discussion that accompanies
this figure in the original reference, but it is also readily observable in the figure itself.
The smooth nature of the voltage and current transitions implies a first-order RC circuit.
The expected result of introducing non-negligible levels of stray inductance into this
circuit is to convert these smooth first-order responses into damped, second-order
responses. A set of notional turn-off waveforms for a practical WBG-based circuit which
incorporates these considerations is presented in Figure 3.3. This figure represents the
expected behavior of such a circuit at turn-off in the absence of self-sustained oscillation.
As will be seen in later chapters, the experimentally observed turn-off waveforms for the
WBG circuits used in this study more closely resemble the waveforms in Figure 3.3 than
the idealized waveforms in Figure 3.2.
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ID = 0

Figure 3.3

Notional WBG Turn-Off Sequence Without SSO

Note: This plot indicates the expected behavior of the hard-switched, inductively-loaded
WBG circuit in the absence of self-sustained oscillation. Note that the dynamics are
second-order-dominant due to the resonant interaction of parasitic inductance and FET
intrinsic capacitances.
3.1.2

Influence of Gate-Loop Inductance
Now that the expected turn-off behavior of an inductively-loaded WBG circuit has

been considered, a theory can be formulated which will predict the differences required to
produce a single forced cycle. In order to accomplish this, it is necessary to take a closer
look at the behavior of this circuit during the turn-off event. By introducing a simple
equivalent circuit of the WBG FET and recognizing that the freewheeling rectifier (D1)
can be assumed to be ideal without any significant loss of generality, the half-bridge test
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circuit of Figure 3.1 can be re-cast into the large-signal equivalent circuit of Figure 3.4.
The generalized FET model in this equivalent circuit consists of three capacitors and a
dependent current source.

C1 represents the drain-gate (Miller) capacitance, C2

represents the gate-source capacitance, and C3 represents the drain-source capacitance.
The dependent current source is used to indicate the presence of channel conduction, the
value of which is represented by the simple linearized expression

. In addition, it

should be noted that although each of these three capacitances is non-linear in a physical
FET, only the nonlinear effect of the Miller capacitance (C1) is considered in this work.
The reason for this is that the Miller capacitance represents a feedback path from the
output of the FET to its input; as such, the non-linearity inherent in this parameter value
has significant implications on the system dynamics. The nonlinear properties of C2 and
C3, on the other hand, have relatively negligible implications for the overall system
dynamics. The FET models used in this work have been evaluated both with and without
considering the nonlinearity of capacitors C2 and C3, and the results have demonstrated
that these effects are of little consequence and can be ignored.
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Figure 3.4

Large-Signal Equivalent Circuit of Half-Bridge Test Stand

During the turn-off process, there are two expected events which influence the
behavior of the gate-loop through the mechanism of the gate inductance (LG). The first
event involves the removal of charge from the gate-source capacitance in order to reduce
the gate-source voltage and begin the turn-off process. This charge extraction results in
the flow of displacement current shown as IGA in Figure 3.4. As this displacement
current flows into the gate-drive (VG), energy is stored in LG. Based on the discussion in
the previous section, the expected result of this energy storage is the occurrence of a
damped second-order response, as this energy is repeatedly exchanged between LG and
the FET input capacitance, while being gradually dissipated in RG. The second event is a
result of the drain-source voltage slew which comprises the "VDS rise" interval in the
idealized turn-off description. This voltage slew is expected to introduce a displacement
current through capacitors C1 and C3 equal to

. By the time this voltage slew

commences, the gate-source voltage is expected to be somewhere in the vicinity of the
negative gate-drive rail, although the exact value is difficult to determine due to the
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presence of the damped ring-down which should already be occurring during this time.
The displacement current which passes through the Miller capacitance (C1) during this
interval is shown in Figure 3.4 as IGB. If the FET is to be turned off, this displacement
current must be absorbed by VG. As this displacement current flows, it also stores energy
in LG. Thus, there are two components to the current flowing from the gate node of the
FET into the gate-drive circuit during the turn-off interval (IGA and IGB). Both of these
components influence the energy storage in LG, and it is reasonable to suspect that the
influence of these two components might be additive, given the appropriate conditions.
The question of the convergent influence of these two factors will be considered in the
following section.
For the purpose of the current discussion, it is instructive to consider the
implications of a second-order natural response in the gate loop of the circuit under study,
which has already been established as the expected behavior during the turn-off event. If
this natural ring-down is viewed from the perspective of energy storage in C2, the first
time that VGS rings positive with respect to VSS, there exists the possibility that the gatesource voltage may reach the device threshold voltage, thereby causing the FET to turn
back on. This scenario is demonstrated in the notional gate-source voltage waveform of
Figure 3.5. It is true that the possibility of the gate-source voltage exceeding the device
threshold actually exists during any cycle of the gate loop oscillation. However, it is
during the first positive half-cycle that the resonant tank contains maximum energy and
the positive excursion of the gate-source voltage beyond VSS is expected to be at its
highest, because very little energy has been dissipated in RG at this point. On each
subsequent cycle, the resonant tank has slightly less energy than on the previous cycle,
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and the probability of the gate-source voltage reaching the device threshold voltage is
correspondingly lower. In the event that the gate-source voltage does reach threshold and
the FET channel begins to conduct, the current cycle is then categorized as a "forced"
cycle as opposed to a "natural" cycle.

Figure 3.5

Notional Gate-Drive Waveform During Turn-Off

It is also notable that WBG circuits designed for high-frequency operation
frequently utilize small values for RG (< 1 Ω) because of the need to rapidly charge and
discharge the input capacitance of the WBG FET on every switching cycle. This practice
also has the unintended side-effect of creating a very lightly damped gate loop. The
damping of this loop, as will be shown later in this dissertation, is one critical control
parameter which influences the likelihood of self-sustained oscillation. This is in part
due to the fact that even a moderately-damped gate loop is unlikely to permit the gatesource voltage to ring back to threshold during the initial cycle and therefore has greater
immunity to this phenomenon. This observation suggests that one potential mitigation
strategy for elimination of the initial forced cycle might simply be to use a large value
gate resistor (RG). However, this strategy has the consequence of reducing the peak gate
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drive current for a given open-circuit drive voltage and therefore results in reduced
switching speed and increased switching losses.
3.1.3

Description of Drain Current Influence
In order to predict the likelihood of a forced cycle during the turn-off event of the

circuit under study, it is of great interest to determine whether the two independent
elements of the gate current during turn-off (IGA and IGB in Figure 3.4) are convergent or
divergent in terms of their influences. Providing a quantitative answer to this question
requires the development of a sufficiently complete analytical model, which is the subject
of the next section. Nevertheless, it is worthwhile to first understand the factors which
affect this determination at a qualitative level, because this will provide an indication of
the results which should be expected from the model, once realized. Therefore, a simple
time-domain explanation of these influences is provided here.
The question of convergence or divergence of IGA and IGB is largely a function of
two considerations, both of which are related to the value of the initial drain current
before the turn-off event occurs (ID0). It is well-known that the speed of the turn-off
process for an inductively-loaded FET-switched circuit is correlated with the value of the
drain current before turn-off [25]. The primary reason for this is that the drain current
contributes substantially to the charging of the Miller capacitance (C1) during the "VDS
rise" interval of the turn-off process. For this reason, it is apparent that the drain-source
voltage slew rate is a strong function of the initial drain current. If one assumes that the
starting point of the "VDS rise" interval is independent of the initial drain current value,
then a simple comparison can be made which provides a hint about the relative influence
of IGA and IGB. In order to demonstrate this comparison, two notional turn-off waveforms
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are provided: Figure 3.6 corresponds to a "slow" turn off resulting from a low initial drain
current value; Figure 3.7 corresponds to a "fast" turn off resulting from a high initial
drain current value. Each of these figures contains shaded regions which indicate the
time-spans during which each of the two gate current components is positive with respect
to the polarity shown in Figure 3.4. For the polarity of IGA, only the initial time-span
during which this current is positive is identified with the blue shaded region in each
figure. It is understood that this current is positive for the duration of each alternating
half-cycle; however, the primary susceptibility to the creation of a forced cycle is during
the initial ring-back and therefore this time-span is of greatest interest.

Figure 3.6

suggests that the slow turn-off process causes the drain-source slew interval to be spread
out across several gate-source voltage cycles; therefore, the effect of IGB is diluted. In
addition, in the slow turn-off, the effect of positive IGB does not begin until the greatest
window of gate loop susceptibility (represented by positive IGA) has already concluded.
Based on this, it is reasonable to expect that the influences of IGA and IGB may be
divergent in the case of a sufficiently slow turn-off event. On the other hand, Figure 3.7
demonstrates a set of conditions which may be reasonably expected for a fast turn-off
event. In this case, the effect of positive IGB is concentrated into a single half-cycle of
gate-loop resonance, and this concentrated effect is maximally overlapping with the
greatest window of gate loop susceptibility (represented by positive IGA). Based on this,
it is reasonable to expect that the influences of IGA and IGB may be convergent in the case
of a sufficiently fast turn-off. The two considerations, therefore, which are expected to
most influence the convergence of the two displacement current components, are (1) the
drain-source slew rate which occurs during the turn-off event, and (2) the relative phase
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of the drain-source slew event with respect to the gate-source voltage oscillation. From
the preceding discussion, it can be claimed that both of these factors are influenced to a
great extent by the value of the initial drain current before the turn-off event occurs.

Figure 3.6

Notional Gate-Drive Waveform During Slow Turn-Off

Note: This notional waveform corresponds to a condition of low initial drain current. In
this case, displacement current through the Miller capacitance occurs too late to
significantly influence the negative trajectory of the gate-source voltage.
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Figure 3.7

Notional Gate-Drive Waveform During Fast Turn-Off

Note: This notional waveform corresponds to a condition of high initial drain current. In
this case, displacement current through the Miller capacitance occurs during the interval
during which it can maximally influence the storage of energy in LG.
3.1.4

Development of Large-Signal Model
In order to provide a quantitative description of the possibility of a forced cycle

due to the various influences within the gate loop, it is necessary to develop a sufficiently
complete analytical treatment of this circuit which can anticipate the necessary largesignal effects. Such a model can be readily developed from the equivalent circuit of the
system under study shown previously in Figure 3.4.

One additional simplifying

assumption is made with regard to this circuit: the region of validity for the proposed
model is restricted to the conditions under which the channel of the FET is not
conducting current. By making this simplifying assumption, the large-signal model can
take on the form of a classic initial value problem (IVP). This is an attractive mechanism
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for describing this circuit because it is highly general; this approach obviates the need for
sophisticated time-domain sub-circuit models for the WBG FET or any other elements in
the circuit. The proposed large-signal model is shown in Figure 3.8.

Figure 3.8

Large-Signal Equivalent Circuit Valid When the FET is OFF

Note: This model is valid when the channel of the field-effect device is not conducting
current. The five state variables in this representation are annotated with blue (I1, I2, VC1,
VC2, VC3).
A derivation of the analytical formulation which describes this large-signal model
is presented next. Since there are five energy-storage elements present in this circuit
(three capacitors and two inductors), it is expected that this formulation will result in a
coupled set of five first-order differential equations. This type of system is an ideal
candidate for presentation using the well-known state-space formulation, which is given
by the following set of matrix equations. In the case of the current system, the output
equation can be somewhat arbitrarily defined, since the parameters of interest are the
members of the state matrix ( ) themselves. Therefore the output matrix [ ] can simply
be set to the identity matrix.
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̇( )

[ ] ( )

[ ] ( )

(3.1)

( )

[ ] ( )

[ ] ( )

(3.2)

Considering the circuit in Figure 3.8, the first equation is found by writing KVL around
loop I1:

(3.3)
The second equation is found by writing KVL around loop I2:

(3.4)
The third equation is found by writing KVL around loop I3:
(3.5)
The fourth equation is found by writing KCL at node V1, and recognizing that i3 is equal
to the displacement current through capacitor C1:

(3.6)
The fifth equation is found by writing KCL at node V2:

(3.7)
Since (3.3)-(3.5) are not strictly independent, one additional equation is needed in order
to be able to solve for the rate of each state variable. This can be done first by forming
two independent equations for I3.

(3.8)
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(3.9)
Since I3 is not a state variable, these two equations can each be solved for I3 and then set
equal to one another in order to eliminate this term. The result is given by (3.8):

(3.10)
At this point, independent equations are available for only two state variables (I1 and I2).
However, one additional manipulation will provide the final equation needed to solve the
system of equations for each of the state variable rates. That manipulation involves
solving Equation (3.5) for VC3 and taking the derivative of both sides:

(3.11)
A complete set of coupled equations is now available which can be solved
simultaneously to yield independent equations for each of the state variable rates. The
coupled equations are (3.6), (3.7), (3.10), and (3.11). By using substitution with these
four equations, the following separate rate equations can be derived:

(3.12)

(

)

(3.13)

(3.14)
Finally, by combining Equations (3.12), (3.13), and (3.14) with Equations (3.3) and (3.4),
the full set of state equations can be written in matrix form as shown below, where
(

).
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[

[
[

]

] [

[

[

] [

]

(3.15)

]

]

[

[ ]

]

[

]

(3.16)

]

Equations (3.15) and (3.16) represent the complete state-space realization for the
dynamical system shown in Figure 3.8, based on the single simplifying assumption that
the field-effect device does not conduct any current. In other words, this model is valid
from the time that the FET’s channel stops conducting until the initial ring-back to
threshold occurs. Based on this formulation, the trajectory of all currents and voltages in
this circuit can be predicted based on any valid set of initial conditions.
The state-space model presented in this chapter was implemented in MATLAB
using the one of the standard ordinary differential equation integrating solution engines
(ODE45). The serial process of manually deriving a set of differential equations and
implementing the result in MATLAB using an ODE solver is known to be subject to risk
of introduction of small errors. These small errors can render the output of the model
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completely invalid, but are frequently difficult to detect and correct. For this reason, the
MATLAB implementation of the large-signal model described in this chapter was
validated by means of a separate implementation created in a time-domain circuit
simulator. For the sake of brevity, the results of that validation procedure are not
presented in this chapter, but are available in Appendix B.
3.1.5

Description of Large-Signal Model Output
Before proceeding to the description of a simulation study which demonstrates the

utility of the large-model described in this chapter, it is first necessary to establish some
of the terminology which will be used in subsequent discussion of this model and its
operation. Therefore, the current section provides a brief description of the features of
the model output, and identifies the critical figures of merit which will be needed for the
discussion which follows. The output of the model is described first in terms of the
predicted time-domain waveforms, and then in terms of the energy-based metrics used
for normalization of critical model output parameters. The example waveforms in this
section are included only to demonstrate the features of the model output, and are not
intended to suggest the presence of any particular trends in the system under study.
3.1.5.1

Time-Domain Waveforms
An example set of predicted time-domain waveforms generated by the MATLAB

implementation of the state-space model is provided in Figure 3.9. In this example, the
projected trajectories of the gate-source voltage (VGS), the drain-source voltage (VDS) and
the drain current (ID) are shown from the first zero-crossing of the drain current until the
maximum predicted value for the gate-source voltage, VGS_MAX. If VGS_MAX is equal to or
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greater than the device threshold voltage (VTH), then the large-signal model predicts the
occurrence of a forced oscillation for the supplied set of initial conditions. In reality,
however, the value of VGS_MAX must exceed the threshold voltage by some amount in
order to cause significant channel conduction within the WBG FET. The amount by
which the predicted value VGS_MAX exceeds the device threshold is called the "predicted
transient overdrive" voltage. The term "overdrive" is commonly applied in the power
electronics literature to indicate the voltage value in excess of the device threshold which
is applied to the gate-source of a FET by the gate-drive circuit. However, this term
usually describes the steady-state drive level employed by such a circuit, which is
commonly the value of the positive supply rail. The term "predicted transient overdrive"
in the context of this work represents a transient level which is predicted by the statespace model for a given set of operating conditions. Furthermore, since the equivalent
circuit for the WBG FET in the state-space model does not include provisions for channel
conduction, the gate-source voltage is permitted to ring well above the device threshold
value. Thus, the predicted transient overdrive values for conditions favorable to the
creation of a forced cycle will be higher than the actual transient overdrive value
observed in a physical circuit. This is a result of the simplified nature of this model; in a
real FET, the onset of channel conduction would likely result in a clamping effect of the
gate-source voltage near threshold during this portion of the turn-on event (Miller
plateau). However, the predicted maximum value of VGS (VGS_MAX) is a useful metric
despite the simplified nature of the model. This value is an indicator of the amount of
energy which would be transferred to the gate of an actual FET under the conditions
specified by this model evaluation.

The VGS predicted transient overdrive value is
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subsequently used to calculate the expected amount of energy transfer to the gate of the
FET in question, as will be described in the following section.

Figure 3.9

Example Time-Domain Output from Large-Signal State-Space Model

Note: The model evaluation begins at the first zero-crossing of the drain current
waveform and ends at the peak value of the predicted gate-source voltage. The constant
reference levels identified in this figure include the negative gate-drive voltage rail (VSS),
and the threshold voltage for the representative WBG FET (VTH).
3.1.5.2

Development of an Energy Metric
One of the most important features of the large-signal model is its ability to

calculate the energy stored in each reactive component during each integration step.
Energy is a useful unit of measure in this system for several reasons. First, the creation
of energy waveforms for the circuit under study enables a determination of whether the
various gate loop dynamics described in the previous section are acting in a convergent or
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divergent manner. As will be shown in the empirical validation chapter, this is an
important consideration which explains some of the higher-order features of the initial
drain current dependence.

Second, the use of the energy waveforms permits an

evaluation not only of whether an initial forced cycle is likely to occur, but also the
expected characteristics of the forced cycle, if one is predicted. The identification of an
energy-related analog to the predicted transient overdrive concept described in the
previous section will lead directly to a projection of the intensity of an expected forced
cycle, as will be shown. Third, the energy waveforms can be used to describe the
behavior of any reactive component in the system on common terms. In other words, an
energy description of this system can lead to a normalized representation of the state of
any component, which makes possible the generalization of this work and increases its
relevance to the wider community.
The first component, C1, is a non-linear capacitor. The energy stored in a nonlinear capacitor can be calculated by integrating the time-domain current and voltage
waveforms, as described by Equation (3.17).

If, however, the non-linear mapping

between capacitance and bias voltage is known, this can be utilized to create an
alternative description of the as given by Equation (3.18). Finally, by invoking the
substitution rule, the energy in the non-linear capacitance can be described without
reference to the time domain, as demonstrated in Equation (3.19). As a check on this
derivation, it can be shown that the substitution of a constant capacitance value into
Equation (3.19) causes the integral to be reduced to the familiar equation for a linear
capacitor (

).
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(3.17)

( )

(3.18)

( )

∫

(3.19)

The MATLAB implementation of the large-signal state-space model utilizes Equation
(3.19), along with a pre-defined capacitance-voltage look-up table, to determine the
energy stored in C1 at each integration step. The remaining two capacitors, C2 and C3,
are assumed to be linear across the range of voltages considered by the model, and the
energy in these two elements can be calculated by utilizing the energy equation for a
linear capacitor. Likewise, LG and LD are also assumed to be linear elements, and the
energy in these components can be calculated by utilizing the energy equation for a linear
inductor (

). The total energy in the system can therefore be represented by

Equation (3.20). Note that the "zero-energy" voltage levels for C1, C2, and C3 are defined
in this model as the steady-state values appearing across these capacitors in the OFF
state, which are (

(

)(

),

)

, and

∫

, respectively.

( )

(

)

(

)

(3.20)

Since the principal consideration of the large-signal analysis is determining
whether or not a forced cycle is likely to occur, and since the occurrence of a forced cycle
is predicated on the gate-source voltage reaching threshold, it follows that the most
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important prediction of this model is the energy storage in the linearized gate-source
capacitance (C2). An important quantity related to the energy in C2 is the amount of
energy stored when the voltage across this capacitor is equal to the threshold voltage and
the gate-drive is in the OFF condition (VG = VSS). This value represents the amount of
energy which would be required to raise the voltage across C2 from its at-rest state in the
off condition (VSS) to the threshold voltage (VTH). This quantity will hereafter be called
the “threshold energy”, and an equation for this quantity appears in (3.21). This quantity
is important because it represents the minimum amount of energy which would need to
be contributed to C2 in order to create an initial forced cycle, assuming that the voltage
across C2 begins at the negative voltage rail (VSS).
(

)

(3.21)

Just as the predicted transient overdrive described in the previous section can be
used as a determinant of whether a forced cycle is likely, the energy in the capacitor C2 at
the time of VGS_MAX can be used to determine specific characteristics of the anticipated
forced cycle. This quantity, EC2@MAX, is therefore identified as a new figure of merit. It
should be noted that this figure of merit does not identify the maximum energy stored in
C2; rather, it identifies the energy stored in C2 at the point of maximum positive voltage
appearing across C2. These two quantities are expressly different because the point of
maximum energy storage in C2 frequently occurs at a negative voltage peak. This
situation does not represent a risk of a forced cycle, since in this condition VGS < VTH. It
does represent the possibility of damaging the FET due to gate voltage overstress, but
that is a separate consideration. EC2@MAX, however, provides a direct indication of the
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amount of energy transferred to the gate of the FET during the initial ring-back. This, in
turn, influences the amount of expected channel conduction because it determines the
effective transconductance of the FET during the forced cycle.

The effective

transconductance during the forced cycle is an important factor which helps determine
the likelihood of continued oscillation, as described by the small-signal model presented
in the next section.
An example energy plot produced by the MATLAB implementation of the largesignal state-space model is provided in Figure 3.10.

This figure consists of three

subplots. The top subplot shows the energy contained in each of the reactive elements in
the model during the entire evaluation period, normalized by the quantity ETH. The
middle subplot shows the gate-source voltage in order to demonstrate the polarity of the
energy storage in C2. The bottom subplot shows the concentration of total system energy
in C2 by means of the ratio EC2/ETOTAL(OFF).

From this plot, several interesting

observations can be made. First, and most importantly, it can be seen that a forced cycle
is predicted for the specified initial conditions. The value of VGS_MAX exceeds the device
threshold by a wide margin, producing a predicted transient overdrive of approximately
14 V. This results in an EC2@MAX value of approximately 6.5 times ETH. This means that
the gate loop will deliver more than six times the energy necessary to drive the gatesource voltage to threshold at this point in time.

This is likely to push the FET

significantly into conduction and create a well-defined Miller plateau during this forced
cycle. Second, it can be seen from the bottom subplot that the specified initial conditions
create a situation in which the total system energy is significantly concentrated in C 2 at
several points (80% at 13 ns, 60% at 37 ns, etc.). This is evidence of a highly convergent
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set of gate loop dynamics. Note also that the first time that EC2 dominates the system
energy, the polarity is negative (VC2 < VSS). This means that the system is not exposed to
the risk of a forced oscillation at this point in time. The second time that EC2 dominates
the system energy, the polarity is positive (VC2 > VSS). This second condition is the point
at which the circuit is likely to undergo a forced oscillation.

Figure 3.10

Example Energy Metric Output from Large-Signal Model

Note: The top subplot shows the instantaneous energy storage for each of the reactive
components in the large-signal model normalized by ETH; the middle subplot shows the
gate-source voltage; the bottom subplot shows the concentration of total system energy in
C2 .
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3.1.6

Operation of the Large-Signal Model
The operation of the large-signal model described in the previous section requires

the application of a valid set of initial conditions in order to function. One way in which
a set of valid initial conditions could be obtained is to extract them from experimental
waveforms. This represents one systematic method for ensuring the self-consistency of
the initial conditions. In this mode of operation, the model is said to be informed by
experiment. However, the requirement to construct, test, and operate a physical circuit in
order to exercise the large-signal model is both inefficient and counter to the motivation
for designing the model. In other words, one principal value of a model of any sort is to
be able to predict the behavior of a physical system without the need for continuing
dependence on that physical system. Therefore, it is highly desirable to be able to
operate the large-signal model without depending on the extraction of initial conditions
from experimental waveforms, even if such a usage scenario is required to sacrifice some
amount of accuracy. In this case, the operation of the model may be described as
uninformed by experiment. In the uninformed operating mode, the model will need to
supply its own set of approximated initial conditions based solely on an estimate of the
user-specified value of the initial current before turn-off (which represents the primary
independent variable of the large-signal equivalent circuit).

The following sections

describe the operation of the model in these two separate modes.
3.1.6.1

Selection of Initial Conditions (Informed Operation)
Operation of the large-signal model in informed mode requires that the selection

of initial conditions be consistent across individual test cases and across different circuit
configurations as well. In order to enable this consistency, the criterion for selecting the
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initial conditions needs to be connected to some identifiable feature in the expected turnoff waveforms. Since the model assumes that there is no channel conduction in the FET,
the earliest valid set of initial conditions would be represented by the moment at which
the channel stops conducting during the turn-off event. It is expected that this moment,
which defines the start of the natural response, will occur at a drain current value greater
than zero, because the displacement current through the Miller capacitance will, at this
moment, be entirely commutated to the gate loop. However, it is difficult to pinpoint the
moment at which this occurs, because the current observable at the terminals of the
device is not representative of the behavior of the channel, due to the influence of the
device’s output capacitance [25]. Therefore, an alternative initial condition selection
point, which is identifiable in the experimental waveforms, is needed. One attractive
point at which to select the initial conditions of the model is the moment at which the
drain current crosses zero. Utilizing this criterion for selecting the initial conditions for
the model has several advantages.

First, this point is readily identifiable in the

experimental waveforms due to the simultaneous occurrence of a zero-crossing in the
drain current waveform and a peak in the drain-source voltage waveform. Second, this
moment represents a condition under which one of the initial conditions, namely the drain
current, can be eliminated from consideration. As will be shown in the subsequent
discussion, the output of this model is sensitive to the selection of initial conditions. The
ability to eliminate one of the parameter values from consideration is of value because it
reduces the possibility of a disturbance in the model output due to measurement error
introduced in the selection of initial conditions. Therefore, the current work identifies the
first zero-crossing of the drain current waveform during turn-off as the point at which the
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initial conditions for the state-space model will be selected. This selection point is
illustrated in Figure 3.11.

Figure 3.11

Selection of Initial Conditions for Large-Signal Model

Note: The red vertical line indicates the location of the selected initial condition point.
This point corresponds to the simultaneous occurrence of a peak in the drain-source
voltage and a zero-crossing in the drain current.
3.1.6.2

Auto-Generation of Initial Conditions (Uninformed Operation)
In the absence of a set of empirical waveforms from which to extract a set of self-

consistent initial conditions, it is desirable for the model to have the ability to self90

generate a set of reasonable initial conditions which are somehow connected to the
operating point of the model, expressed as the value of the drain current before the turnoff event. Although the simplifying assumption on which the large-signal model is based
(absence of channel conduction) prevents it from being used directly to define this
relationship, it is nevertheless possible to create a mapping from initial drain current to
the predicted maximum value of energy in C2. Before the turn-off event, the gate current
is zero, and the voltage across C1 and C3 can also be assumed to be zero. The total
energy in the system under these conditions can therefore be represented as follows:

(

)

(

)

(3.22)

Since the value across C2 in the conducting state is higher than VTH, it can be claimed that
the first term of (3.22) is greater than or equal to ETH. The implication is that even
without any initial drain current, the system is expected to be inherently unstable for
lightly damped gate loops. In other words, when the device is conducting, the gatesource capacitance already contains sufficient energy to ring-back to threshold, assuming
that the gate loop is a lossless resonant tank. This is indeed what will happen if the gate
loop resonance is not sufficiently damped during turn-off by RG. The energy stored in
the drain inductance (LD) is additive to what is needed to support the occurrence of an
initial forced cycle in the absence of dissipation. However, in reality, there is significant
dissipation which occurs in both the gate loop due to R G and in the drain loop due to
switching losses as well as RESR. Thus, energy stored in LD supplements the energy
stored in C2 and thereby provides a means by which the energy lost due to dissipation can
be overcome. However, the amount of “extra” energy needed in LD is difficult to predict,
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due to the non-linear relationships which govern the commutation of the drain current to
the freewheeling rectifier.
A better approach for connecting the initial drain current to the model prediction
is to translate the initial drain current to a set of valid initial conditions for the state-space
model. One simple method for creating this mapping involves translating the energy
present in LD before turn-off to the orthogonal energy storage elements C1 and C3,
expressed as a voltage overshoot of the DC link voltage to some value

. At the initial

conditions which represent the starting point of the model, the energy in LD is assumed to
be zero. If the gate current is further assumed to be zero, and the voltage across C2 is
assumed to be in the vicinity of the negative gate-drive rail (VSS), then these two
components can be eliminated from the energy equation as well. By making these
substitutions into Equation (3.20), a new approximate equation for the initial energy at
the beginning of the natural response can be derived. This is provided as Equation (3.23).

(

)(

)

( )

∫

(

)

(3.23)

However, the process by which the energy stored in LD gets transferred to C1 and C3 is
known to involve non-negligible dissipation, due primarily to the switching loss incurred
during the overlap of the drain-source voltage slew and the drain current slew intervals.
Therefore, it should not be assumed that the entirety of the energy in LD gets transferred
to C1 and C3 in terms of voltage overshoot. One simple method for incorporating the
dissipation of this event into the model prediction is to consider this energy transfer
process analogous to that of energy exchange between an inductor and a capacitor in a
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series RLC circuit. In such a circuit, the inductor current is usually described by a
damped cosine:
( )

( )

(

)

(3.24)

In this equation, the envelope of oscillation is described by the exponential term

( )

. If the initial conditions for this circuit are set up such that all of the energy is
concentrated in either the inductor or the capacitor, then it can be shown that the total
remaining system energy (less the amount dissipated) is re-concentrated in the inductor
and the capacitor in an alternating fashion every 1/4 period, or every

. Therefore, a

simulation of the energy lost during the time required to redistribute the energy from the
inductor to the capacitor in the circuit under study can be found by evaluating the
equation for the envelope of the RLC circuit inductor current at

. An

equation for an attenuated value of the initial current in LD which simulates the effects of
dissipation during the 1/4 cycle interval required to pass the total system energy to C1 and
C3 is given by (3.25). In this Equation, the value

is an effective damping ratio for

this transition of energy between LD and C1/C3. Although it is true that this current
commutation interval is not a true natural response which can be literally described by a
damped cosine, this procedure nevertheless provides a mathematically convenient way to
express the dissipative influence of this transition.
( )

( )

(3.25)

Once the attenuated value of the initial drain current is found from Equation (3.25), the
energy stored in the inductor at this current value is found, and the result is set equal to
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the right side of Equation (3.23). In order to complete the conversion of the initial drain
current value to a set of initial conditions applicable to the large signal model, Equation
(3.23) needs to be solved for the overshoot voltage,

. This equation does not have a

closed-form solution due dependence of the value of C1 on the bias voltage. However,
this equation can be numerically integrated in order to locate a value of

which

satisfies this equation. The large-signal model implementation in MATLAB incorporates
this numerical integration procedure in order to determine the value of
3.1.7

.

Simulation Study
Finally, the large-signal model can be used to identify the sensitivity of the initial

cycle behavior to various system parameters by performing a two-level iterative
procedure. The outer level of this iteration involves varying a system parameter for
which a sensitivity analysis is desired. The inner level involves varying the nominal
initial drain current value. For each initial drain current value, an estimated set of initial
conditions are generated by following the procedure outlined in the previous section.
These initial conditions are used to populate the large-signal model, and the model is
executed to determine the value of the figure of merit EC2@MAX. In all cases presented
here, the value of this figure of merit is normalized by the threshold energy, ETH. For
each system parameter considered, the output of the model in terms of EC2@MAX provides
an indication of both the likelihood and the intensity of an initial forced cycle. The plots
in this section are drawn on a semi-log scale for ease of identifying the unity value on the
ordinate, which represents the threshold condition for the creation of a forced cycle.
Unless indicated otherwise by the text, the model parameters used throughout this
analysis are those presented in Table 3.2. The range of bus voltages used for this analysis
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was selected because it was known to represent a set of operating conditions in which
there was a moderate risk of self-sustained oscillation. This permitted the empirical work
which follows in Chapter V to observe the presence of forced cycles without excessive
risk of destroying the DUT.
Table 3.2

Parameter Values for Simulation Study
Parameter

Value

LG

100 nH

LD

235 nH

RG

0.715 Ω

RESR

3.90 Ω

C1

90-1000 pF (See Note)

C2

900 pF

C3

0 pF (See Note)

VTH

-5 V

VBUS

90 V, 100 V

VSS

-14 V

ζEFF

0.10

ID0

1.0-6.0 A

Note: The WBG FET model used in the simulation example in this section is based on a
SiC VCJFET, which has negligible drain-source capacitance (C3). The non-linear
capacitance-voltage profile was extracted from the datasheet for the SJDP120R045
depletion-mode SiC VCJFET from SemiSouth.
The first parameter considered for this sensitivity analysis is the effective
damping ratio of the initial condition conversion procedure,

. The effect of this

parameter is important to understand because it affects the baseline behavior of the largesignal model when operated in uninformed mode. Extreme system sensitivity to this
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parameter could render the model output invalid if this parameter does not accurately
model the energy lost during the drain-source voltage slew interval.

Figure 3.12

demonstrates the system sensitivity to this parameter for drain current values from 1.0-6.0
A and for values of

between 0.00 and 0.15. In this figure, it can be observed that the

model predicts a forced cycle is likely to occur at drain current values greater than
approximately 2.0 A for the given circuit configuration. This prediction holds regardless
of the value of

, for the range of values considered. It is also notable that the

likelihood of an initial forced cycle is a strong function of the initial drain current, and
high values of initial drain current are likely to produce an initial forced cycle regardless
of the amount of energy lost during the switching event, as represented by the value of
. Thus, the sensitivity to this system parameter is modest; this means that the process
for estimating the switching losses via

is likely to be an adequate approximation.
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Figure 3.12

Sensitivity of Initial Forced Cycle to

Note: This plot predicts the presence of an initial forced cycle for normalized energy
values greater than unity.
The second parameter considered for this sensitivity analysis is the gate resistance
RG. Understanding the sensitivity of the initial forced cycle to this parameter is desirable,
because the overall self-sustained oscillation phenomenon is known to be extremely
sensitive to this parameter. Understanding whether this sensitivity arises during the
initial forced cycle or subsequent behavior could enable the creation of a targeted
solution based on manipulating this parameter. For the purposes of this analysis, the gate
resistance is expressed as a normalized quantity,

⁄[√

]

where ζ

is the damping ratio of the gate loop. Figure 3.13 demonstrates the system sensitivity to
this parameter for drain current values from 1.0-6.0 and
and 0.40. In this figure, it can be observed that higher values of

values between 0.10
result in higher

values for the initial drain current needed to create an initial forced cycle; however, this
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influence is relatively modest across the range of values considered.

This analysis

predicts that an initial forced cycle is likely for initial drain current values in excess of
1.75-2.5 A for the range of

values considered. The self-sustained oscillation

behavior is known to be significantly affected by variation in

values in the range

considered here. Therefore, this analysis suggests that there is some additional factor
producing this sensitivity other than the presence or absence of an initial forced cycle.
One reason why this analysis might under-predict the influence of

on the initial

forced cycle is that the gate resistance primarily affects the switching speed during the
drain-source slew interval.

Since this event occurs prior to the drain current zero-

crossing which marks the beginning of the valid evaluation period for the large-signal
model, the model has no way to incorporate this information into its projection for the
initial ring-back.

98

Figure 3.13

Sensitivity of Initial Forced Cycle to

Note: This plot predicts the presence of an initial forced cycle for normalized energy
values greater than unity.
The third and final parameter considered for this sensitivity analysis is the value
of the DC bus voltage, VBUS. Understanding the sensitivity of the initial forced cycle to
this parameter is desirable, again because the overall self-sustained oscillation
phenomenon is known to be sensitive to this parameter, and it is desirable to understand
the origin of this sensitivity. Figure 3.14 demonstrates the system sensitivity to this
parameter for drain current values from 1.0-6.0 A and VBUS values between 100 V and
400 V. In this figure, it can be observed that the initial cycle behavior is more sensitive
to the value of VBUS than the other parameters considered. The large-signal model
predicts at lower bus voltage values, the initial cycle is likely to occur at lower values of
initial drain current than at high bus voltage values. The reason for this has to do with the
voltage dependence of the Miller capacitance. At low bias, the Miller capacitance is
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large and therefore supports more displacement current for a given drain-source voltage
slew rate. The net result is that the likelihood of the initial forced cycle is increased at
low DC bus voltages. The non-linearity of this relationship is also apparent in Figure
3.14; the fact that the normalized energy curves are more closely grouped together at
higher VBUS values indicates that this effect is strongest at low VBUS values, and the effect
is diminishing at higher VBUS values. This is due to the non-linear nature of the voltage
dependence of the Miller capacitance. As a result, it is not likely that the possibility of an
initial forced cycle can be eliminated by utilizing a higher bus voltage; instead, use of a
higher bus voltage simply shifts the threshold for creating an initial forced cycle to a
higher drain current value.

Figure 3.14

Sensitivity of Initial Forced Cycle to VBUS

Note: This plot predicts the presence of an initial forced cycle for normalized energy
values greater than unity.

100

3.2

Self-Sustained Oscillation
The presence of the initial forced cycle described in the previous section is a

necessary but not a sufficient condition to determine whether self-sustained oscillation is
likely to occur. Without the occurrence of the initial forced cycle in which the gatesource voltage rings back to the device threshold voltage, it can be shown that it is not
possible to enable the threshold conditions which result in self-sustained oscillation.
However, it can also be shown that the occurrence of an initial forced cycle is not, in
itself, a guarantee that additional forced cycles will follow. This can be recognized by
considering the two sets of experimental waveforms shown in Figure 3.15 and Figure
3.16. These results correspond to operation of the inductively-loaded switching test
circuit of Figure 3.1 with depletion-mode SiC JFET's and the gate-drive circuit described
in [52]. The oscillogram of Figure 3.15 contains at least ten forced cycles, but this
oscillation eventually self-extinguishes. Figure 3.16, on the other hand, demonstrates a
sequence of perpetual forced cycles which comprise an instance of self-sustained
oscillation. The circuit parameters and operating conditions for these two experiments
were identical with the exception of the bus voltage applied. It can be concluded that
some additional mechanism beyond the presence or absence of forced cycles is necessary
in order to predict the possibility of self-sustained oscillation. In addition, this example
suggests a trend which has been long known: namely, that the occurrence of selfsustained oscillation is sensitive to the value of the DC bus voltage.

Whereas the

occurrence of the initial forced cycle was shown in the previous section to be sensitive to
the value of the initial drain current, the likelihood of continuous oscillation will be
shown in this section to be sensitive to the bus voltage.
101

Figure 3.15

Burst of Forced Cycles which Self-Extinguish

Note: This oscillogram was generated by operating the circuit of Figure 3.1 at a DC bus
voltage of 20 V. This is an example of self-extinguishing oscillation which demonstrates
ten forced cycles.

102

Figure 3.16

Sequence of Forced Cycles which Represent SSO

This oscillogram was generated by operating the circuit of Figure 3.1 at a DC bus voltage
of 25 V. This is an example of self-sustained oscillation; the perpetual nature of this
oscillation can be observed in the upper zoom window in this figure.
3.2.1

Development of Small-Signal Model
In contrast to the occurrence of a damped natural-response, the phenomenon of

self-sustained oscillation cannot be attributed solely to the exchange of energy between
parasitic elements. The self-sustaining nature of the oscillation shown in Figure 3.16
implies that the energy dissipated by parasitic resistance in the circuit during each cycle is
replaced by a feedback mechanism drawing energy from the bus.

An established

conceptual framework for describing this process common in the oscillator design
community is the negative resistance (or negative conductance) model [53][54]. One of
the contributions of the current work is the recognition that the WBG field-effect device
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and its associated parasitic elements can be re-cast as an unintentional negative
conductance oscillator. The advantages of this approach are that it leverages a wellestablished formalism for describing the propensity of a circuit to oscillate indefinitely,
and it provides a higher level of abstraction which is useful for making predictions about
practical power electronics applications.
According to the negative conductance formulation, the oscillator is represented
as a single port network composed of two-branches: a “motional” branch and an “active”
branch. In the case of a traditional linear oscillator circuit, the motional branch is
implemented with a crystal, and the active branch is implemented with a transistor and an
appropriate bias circuit. This abstraction of the notional oscillator circuit is shown in
Figure 3.17.

As a practical matter, the operation of the notional oscillator can be

understood by recognizing that susceptances BOSC and BM collectively form a resonant
tank and the positive conductance GM extracts energy from this tank during each cycle of
oscillation. The “negative conductance” represented in the active branch is a circuit
which is capable of adding energy back to the resonant tank from an external source.
Negative conductance is a convenient abstraction which permits the overall stability of
this circuit to be described in terms of energy transfer rather than through circuit analysis
methods.
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Figure 3.17

Notional Two-Branch Negative Conductance Oscillator

In conventional linear oscillator design, there are two important criteria for
establishing constant-envelope, self-sustained oscillation [53][54]. The first is that the
susceptance in the motional branch must be canceled by an opposite-signed, and equalmagnitude, susceptance in the active branch, or (

). The second is that the

conductance in the motional branch must be canceled by a negative conductance in the
active branch, or (

).

Satisfaction of the first criterion establishes the

frequency at which the resonant circuit will oscillate; satisfaction of the second criterion
ensures that the amplitude of the resulting oscillation will remain constant over time. In
the oscillator design literature, small-signal models are commonly used to predict the
occurrence of self-sustained oscillation at a given operating point by evaluating these two
conditions [54][55]. In the case of the unintentional WBG transistor oscillator, the
physical circuit shown in Figure 3.1 can be abstracted into a small-signal negative
conductance oscillator model suitable for the application of this analysis procedure. This
is accomplished by removing independent voltage and current sources and reflecting the
power loop parasitic components LD and RESR as parallel equivalents, assuming that
. In the case of the high-side switch, the anti-parallel rectifier clamps the
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current source following turn-off of the low-side switch and thus is a short circuit in the
small signal model. The small-signal model which results from this process is shown in
Figure 3.18. In this representation, the active branch is represented by the equivalent
circuit of the WBG transistor and its associated gate drive circuit; the motional branch is
represented by the power loop parasitic elements.

With the independent sources

removed, the reactance of the power loop is predominantly inductive, while the reactance
of the active branch is predominantly capacitive.

It should also be noted that the

occurrence of an initial forced cycle which raises the gate-source voltage (VGS) to the
device threshold voltage is a necessary pre-condition for the application of this model.
Without the initial forced cycle, the dependent current source, which represents the
channel of the WBG FET, cannot be included in the small-signal model. Thus, the
presence of the initial forced cycle provides the VGS bias condition which justifies the use
of this small-signal model to describe the behavior of the unintentional WBG oscillator.

Figure 3.18

Small-signal Model of Unintentional WBG Oscillator
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By considering the admittance seen from YIN, it can be seen that satisfying the
{

first condition for oscillation implies that

}

, since YIN incorporates the

reactive portions of both motional and active branches. This relationship is satisfied at
one or more frequencies, which represent the resonant modes of the system. Satisfying
{

the second condition for constant-envelope oscillation implies that

}

. As

indicated previously, this condition determines the envelope of oscillation. In practice,
evaluation of the second condition is what determines whether the WBG oscillator will
sustain oscillation or not. Three possibilities can result from the evaluation of this second
condition. When

{

}

, the model predicts an oscillation envelope with
{

decreasing magnitude over time; when
envelope oscillation; and when

{

}

}

, the model predicts constant, the model predicts an oscillation

envelope with increasing magnitude over time. However, in practice, it is found that the
unintentional WBG oscillator will either experience self-extinguishing oscillation if
insufficient negative conductance is available (

{

}

oscillation if sufficient negative conductance is available (

), or self-sustained
{

}

).

The

increasing-envelope case ultimately collapses into the constant-envelope case because
nonlinearities present in a practical circuit prevent the amplitude of oscillation from
increasing indefinitely. This automatic establishment of equilibrium is a well-known
principle which is relied upon in intentional oscillator design to ensure proper oscillator
start-up [53].
An analytical equation for

can be readily derived by considering the annotated

form of the small signal model presented in Figure 3.19. In this form, the following
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equalities are established:
and

Figure 3.19

(

),

(

),

(

),

,

.

Annotated Small-Signal WBG Oscillator Equivalent Circuit

First, an equation for ZX is created:

(3.26)
The voltage across X2 is then found by voltage division:

(3.27)
Writing Kirchhoff’s Current Law (KCL) for the node labeled "A" produces the following
equation:

(3.28)
Substituting (3.28) into an equation for Y1 produces the following result:
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(3.29)
Substituting (3.26) and (3.27) into (3.29) and multiplying by

yields the following

result:

(

)

(3.30)

Finally, the equation for YIN can be obtained by combining Y1 with X3 and XD:

(

(3.31)

)

Equation (3.31) can be used to determine the susceptibility of a particular circuit
to self-sustained oscillation by following a two-step analysis procedure. The resonant
frequency of the circuit is first determined by solving for the roots of the equation
{

}

. For the general case of (3.31) in which none of the components are

negligible, separating the imaginary portion of YIN produces a cubic equation in terms of
. Thus, three independent solutions for | | are possible, and each solution is a valid
resonant frequency for the small-signal model. However, it has been determined through
empirical analysis that the solution which matches the observable resonant frequency of
the circuit is the lowest of the three solutions. Once the applicable resonant frequency is
determined, this value is substituted into
{

}

{

} and the result is compared to

. If

, the specified set of circuit parameters is predicted to produce self-

sustained oscillation.
The model presented here is flexible enough to provide useful information to
designers regarding the propensity of practical circuits to experience self-sustained
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oscillation.

Since this predictive ability is based on a small-signal model, it is by

definition dependent upon the selection of an operating point. However, the operating
conditions of the circuit are not explicitly represented in the formulation given by (3.31),
so it may not be immediately apparent how an operating point is chosen for analysis.
This is done implicitly through the selection of circuit parameter values. For instance, the
Miller capacitance of a field effect device is known to be a nonlinear function of the
drain-source voltage.

Therefore, model value C1 is chosen to represent the Miller

capacitance associated with a particular WBG device linearized around a particular drainsource bias. Likewise, the model values C2 and gm are selected to represent linearized
values for a given device around a gate-source voltage bias near the threshold voltage.
The operating point dependence of the model does not limit its utility for predicting the
likelihood of self-sustained oscillation across a wide range of operating points. One
reason is the physical reality of this quasi-static condition imposed by the nature of the
circuit involved, which is a half-bridge switching a clamped inductive load on a constant
voltage bus. The oscillation in question occurs after commutation of the switch current to
the opposite leg of the half bridge where the central tendency of the oscillating drain
source voltage is the bus value. A second reason is that the gate-source voltage is
clamped at or near the threshold voltage by displacement current flowing through the
Miller capacitance when the channel begins to conduct; a fact empirically established in
Chapter V. The MATLAB implementation created as part of this work incorporates a
look-up table of Miller capacitance values vs. drain-source bias for several specific WBG
devices. By leveraging this information, a specific set of circuit parasitic values can be
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evaluated across a range of drain-source voltages to determine susceptibility to selfsustained oscillation as a function of voltage.
3.2.2

Description of Small-Signal Model Output
The output of the small-signal model presented in the previous section is

described in this dissertation by utilizing a normalized conductance figure of merit. In
general, the use of a normalized figure of merit is desirable because it de-couples the
model results from the specific circuit implementation used to demonstrate the model and
thereby increases its generality. The particular figure of merit selected for describing the
model output in this work is the ratio of the negative conductance contributed by the
combination of the power FET and gate drive to the positive conductance of the power
loop, or

{

}

. By iteratively invoking the small-signal model across a range of

C1 values as described in the previous section, a plot can be generated which expresses
this normalized conductance figure of merit as a function of the applied DC bus voltage.
A set of generic axes which demonstrates this output coordinate space is presented in
Figure 3.20. As indicated by this figure, the -1 point on the ordinate is a significant
threshold. At normalized conductance values more positive than this point, there is
insufficient negative conductance to offset the positive conductance of the power loop,
and a self-extinguishing envelope of oscillation is predicted by the model. On the other
hand, at normalized conductance values more negative than the -1 point, there is more
than sufficient negative conductance to offset the positive conductance of the power loop,
and a growing envelope of oscillation is predicted by the model. At the boundary
between these two regions, the negative conductance provided by
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exactly offsets the

positive conductance of the power loop, and a constant-envelope oscillation is predicted
by the model.

Figure 3.20

Mapping of Small-Signal Model Stability Regions

The concept of negative conductance is a useful abstraction for quantitatively
describing the behavior of the unintentional WBG oscillator circuit under a given set of
operating conditions.

However, the physical behavior of the unintentional WBG

oscillator under the condition of resonance is also conceptually simple. In the physical
half-bridge test circuit of Figure 3.1, the drain inductance (LD) and the output capacitance
of the WBG FET (Q2) can be visualized as a second-order resonant tank. When an
ordinary turn-off event occurs, the energy stored in LD before the turn-off event is
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repeatedly exchanged with the output capacitance of Q2, and gradually dissipated in RESR
as the circuit's natural response occurs.

This natural ring-down is observed as an

oscillation with exponentially decreasing amplitude. If, however, the gate-source voltage
of the WBG FET rings back to the device threshold voltage during this process, the
channel of the WBG FET may begin to conduct. This unexpected channel conduction
will lead to the storage of additional energy in LD. This restores some portion of the
energy lost in RESR during the previous cycle. If Q2 conducts sufficiently during this
interval, the additional energy injected into the resonant tank by means of LD may be
sufficient to overcome the entire amount of energy lost during the previous cycle, which
leads to the possibility of constant-amplitude oscillation. The negative conductance
concept is an abstraction of this physical phenomenon, which occurs on every cycle when
conditions are favorable for self-sustained oscillation.
3.2.3

Simulation Study
As part of this work, a simulation study was performed to evaluate the sensitivity

of the model to various model parameters. In order to accomplish this, the two-step
stability analysis procedure described previously was implemented in MATLAB. In this
implementation, the analysis procedure is invoked iteratively to calculate the normalized
conductance figure of merit for a range of operating points determined by the user. Two
different sets of circuit and device parameter values were considered during this
simulation study. These parameter values correspond to the measured values of the two
individual test fixtures used for empirical validation of this model as described in Chapter
V. The first and second test fixtures are used to evaluate the likelihood of self-sustained
oscillation for a SiC VCJFET and a SiC MOSFET, respectively. As described in Chapter
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I, the SiC VCJFET is known to be closer to the SiC unipolar limit than the SiC MOSFET.
This indicates that the SiC VCJFET contains a smaller semiconductor die and therefore
has lower intrinsic capacitance and higher normalized transconductance than the SiC
MOSFET. Thus, the behavior of the SiC VCJFET is likely to be nearer to the expected
behavior of an RF transistor, which also implies increased susceptibility to self-sustained
oscillation. In the following figures, this is indeed shown to be the case, and this also
explains the reason for the difference in the selection of simulation circuit parameters for
the two cases. This difference in susceptibility means that it is necessary to use higher
levels of parasitic inductance in the test circuit containing the SiC MOSFET compared to
the circuit containing the SiC VCJFET in order to achieve a similar category of behavior.
The simulation study is conducted by evaluating the sensitivity of the normalized
conductance figure of merit as a function of two parameters: the gate resistance and the
FET transconductance. These two parameters were selected as independent variables for
the following reasons. The gate resistance represents one of the most important degrees
of freedom available to a circuit designer, and it is desirable to understand the
implications of this selection on circuit stability.
normalized quantity,

⁄[√

]

This parameter is expressed as a
where ζ is the damping ratio of the

gate loop. The device transconductance is varied in this simulation study because it
represents a quantity which is not fixed in the circuit under study. In fact, the device
transconductance depends on the intensity of the initial forced oscillation, and a specific
value for this parameter is difficult to determine with a high degree of certainty.
Therefore, instead of a fixed value of transconductance, the simulation study considers a
small range of values which is reasonable for the device in question when the gate is
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biased near the threshold voltage. The full complement of parameter values used to
populate each portion of the simulation study is presented in Table 3.3.
Table 3.3

Parameter Values for Simulation Study

Parameter

SiC JFET

SiC MOSFET

LG

100 nH

520 nH

LD

300 nH

480 nH

GEP

1.25 mS

1.81 mS

C2 (near VC2=VTH)

900 pF

1.3 nF

C3

-

700 pF

gm (near VC2=VTH)

5-15 mS

5-15 mS

RG_NORM

0.04-0.07

0.04-0.07

VDS Range

0-600 V

0-600 V

3.2.3.1

Simulation Results for SiC VCJFET
The sensitivity of the SiC VCJFET to the variation of normalized gate resistance

is shown in Figure 3.21. In this figure, the normalized conductance curves are plotted as
a function of bus voltage, and the portion of the graph which represents the region of
susceptibility to self-sustained oscillation has been shaded in red. From this figure,
several observations can be made. First, it is apparent that the susceptibility to selfsustained oscillation has a complex dependence on bus voltage. The model predicts that
for a specific value of normalized gate resistance, the circuit is susceptible to selfsustained oscillation only within a specific range of bus voltage values. This complex
dependence is known to be the result of the non-linearity of the Miller capacitance. This
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can be shown by removing the non-linearity of the Miller capacitance from the model
implementation; in this case, the bus voltage dependence is eliminated and the model
demonstrates a fixed value of normalized conductance for a given value of normalized
gate resistance. Second, the risk of self-sustained oscillation generally increases with a
reduction in the normalized gate resistance. This is evident from the more negative
values of the normalized conductance curves associated with lower values of normalized
gate resistance when (

{

}

)

. This result is intuitive because normalized

gate resistance is proportional to the unit-less damping factor (ζ) associated with the gate
loop. Reduced gate-loop damping indicates an increased sensitivity to the influence of
displacement currents which contribute to the creation of the bias conditions necessary
for negative conductance. For lower values of gate loop damping, it is also notable that
the window of susceptibility extends to higher bus voltages.
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Figure 3.21

Evaluation of RG_NORM dependence for SiC JFET

Note: For this evaluation, gm is fixed at a nominal value of 10 mS.
The sensitivity of the SiC VCJFET to the variation of device transconductance is
shown in Figure 3.22. This figure demonstrates a similar non-linear dependence on bus
voltage as the previous figure.

It is evident that increased transconductance near

threshold has implications similar to reduced gate loop damping. In other words, higher
device transconductance generally results in lower normalized conductance curves and
the extension of the range of susceptibility to higher bus voltages. This result also
reinforces the previous claim that higher levels of energy transferred to the gate of the
FET during the initial forced cycle result in increased susceptibility to self-sustained
oscillation. The small-signal dependence of this phenomenon on transconductance can
now be established as the reason for this correlation.
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Figure 3.22

Evaluation of gm dependence for SiC JFET

Note: For this evaluation, RG_NORM is fixed at a nominal value of 0.068.
3.2.3.2

Simulation Results for SiC MOSFET
The susceptibility of the SiC MOSFET to the variation of normalized gate

resistance is shown in Figure 3.23. Compared to the results for the SiC VCJFET, the
overall trend of dependence on normalized gate resistance is similar. However, the SiC
MOSFET, which has a lower CRSS/CISS ratio, creates a narrower region of susceptibility
at a lower drain-source voltage than the SiC VCJFET. This is due to the fact that the
lower CRSS/CISS ratio of the SiC MOSFET results in a scaling factor which compresses
the normalized conductance curves toward lower drain-source voltage.
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Figure 3.23

Evaluation of RG_NORM dependence for SiC MOSFET

Note: gm is fixed at a nominal value of 7 mS.
The sensitivity of the SiC MOSFET to the variation of device transconductance is
shown in Figure 3.24. As in the case of the SiC VCJFET, higher transconductance near
threshold results in increased susceptibility to self-sustained oscillation for the SiC
MOSFET.

In addition, the same voltage-scaling trend observed in the previous

comparison is evident in the case of the transconductance dependence: the SiC MOSFET
has a narrower region of susceptibility at lower voltage compared to the SiC VCJFET.
However, it should also be noted that the SiC MOSFET creates a more gradual increase
in normalized conductance with increased drain-source voltage at transconductance
values greater than 5 mS. Thus, the SiC MOSFET could be described as having two
separate regions of susceptibility: a severe region of susceptibility at low voltages, and a
somewhat less severe but broader region of susceptibility at moderate voltages.
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Figure 3.24

Evaluation of gm dependence for SiC MOSFET

Note: RG_NORM is fixed at a nominal value of 0.060.
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CHAPTER IV
EXPERIMENTAL APPARATUS AND TESTING PROCEDURE

As part of this work, it was necessary to perform switching characterization
experiments in order to understand the susceptibility of various circuit configurations to
the phenomenon of self-sustained oscillation. This chapter describes the apparatus which
was used to execute these experiments, along with the various procedures which were
used to calibrate and verify proper operation of the apparatus and its associated
instrumentation.
4.1

Operation of Switching Characterization Test Bed
In general, the approach used in this work is a variation of the common double-

pulse test procedure which has been described in many places in the literature (e.g. [25]).
This approach is frequently applied in the evaluation of switching elements because it
provides a convenient mechanism to emulate the type of switching events which are
commonly encountered in hard-switched power electronics applications.

These

switching transitions involve the commutation of inductive currents between an active
switching element and another path such as a passive rectifier. For this reason, the
double-pulse test setup is also known as a clamped-inductive-load (CIL) tester. The CIL
testing technique has several advantages over the construction of a complete hardswitched converter for switching evaluation.
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First, the operation of this system is

extremely simple and does not require the design of a control stage for proper operation.
Second, the fact that this system operates in a pulsed manner rather than continuously
means that the device under test (DUT) can be subjected to very high power dissipation
levels for short amounts of time with only modest risk of device destruction. Third, the
operating conditions applied to the DUT (off-state bias and load current) can be easily
varied across a wide range and with a high degree of precision.
A simplified schematic of the CIL test setup is presented in Figure 4.1. In this
figure, Q2 represents the DUT; D1 represents the freewheeling rectifier; LLOAD represents
the load inductor; and LD, LG, and RESR represent parasitic elements. The DC bus
emulation block may represent a simple high voltage DC source or some other means of
providing a DC bias to the test fixture. The pulse generator function is frequently
supplied by the use of an arbitrary waveform generator. The gate-drive circuit is usually
implemented not as part of the test fixture, but as a dedicated circuit board which
mechanically attaches to the DUT. This is because the gate-drive requirements for
various devices (especially wide band-gap devices) are not uniform, and the gate-drive
requirements for a given device must be followed closely in order to achieve the best
switching performance. Therefore, the gate-drive circuit is usually implemented as a
dedicated circuit board which is paired to a given DUT. This strategy has the additional
advantage of maintaining the generality of the CIL tester such that it can be used with
many different DUT’s, each of which may have unique gate-drive requirements.
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Figure 4.1

Simplified Schematic of Switching Characterization Test Stand

In most cases, the CIL tester is operated according to the “double-pulse” testing
procedure [25]. Nominal waveforms which correspond to this testing procedure are
shown in Figure 4.2. At the start of the first pulse, the DUT is switched on (event 1) and
the current in the load inductor ramps up in a linear fashion, assuming that RESR and the
parasitic resistance of the load inductor are both negligible. When the load current
reaches the desired level, the DUT is switched off (event 2). At this point, the load
current commutates to the freewheeling rectifier D1 and the bus voltage is again
expressed across the DUT. After a short delay, the DUT is turned back on (event 3) and
the load current commutates back to the DUT. When event 3 occurs, the load current is
approximately the same as when it was commutated away from the DUT at event 2. For
this reason, events 2 and 3 are generally the events of primary interest, since they
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represent a pair of symmetrical off-and-on switching events at the pre-configured
operating point. Finally, the DUT is switched off (event 4) and the load current is
permitted to gradually dissipate away within the LLOAD-D1 loop.

Figure 4.2

Nominal CIL Waveforms

Note: The traditional double-pulse procedure consists of the four switching events
illustrated in this figure.
One important degree of freedom available with the CIL tester is the duration of
the charging pulse (time between events 1 and 2). The duration of this pulse is used to
program a specific load current for application to the DUT. If a timing device with good
resolution (~1ns) is used to generate this pulse, specific load current values can be
programmed very accurately across a broad range, especially if the load inductor and its
interconnections are properly characterized, as will be discussed later in this dissertation.
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4.2

Test Apparatus Implementation
The specific CIL test apparatus which was used in this work is shown in Figure

4.3. In this figure, the individual components are identified in terms of their high-level
functions within the system. In the subsequent sections, each of these functions is
described in detail, along with a discussion of the improvements which were made to the
system in order to satisfy the requirements of the current work. A catalog of the primary
devices which make up the CIL test apparatus is presented in Table 4.4.

Figure 4.3

Test Apparatus Overview
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Table 4.4

Equipment in Test Apparatus

Manufacturer

4.2.1

Model

Description

Tektronix

AFG3022B

Pulse Generator

Tektronix

TDS5054B

500 MHz Oscilloscope

Tektronix

P5050

10X Passive Voltage Probe

Shekonic

WWL-LDG

High-Voltage DC Supply

Tenma

72-7245

DC Bench Supply

Agilent

34401A

6 ½ Digit Multi-meter

Pearson

3972

10X Current Transducer

Pulse Generator
The device used as a pulse generator for this work was the Tektronix AFG3022B

arbitrary waveform generator (AWG) shown in Figure 4.4. This device has a specified
timing resolution of 10 ps and rise/fall times of approximately 20 ns when operated with
pulsed output in burst mode [56].
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Figure 4.4

Arbitrary Waveform Generator (AWG)

During the first part of this work, the double-pulse waveform was programmed
utilizing the Tektronix "ArbExpress" application and loaded into the AWG as a custom
waveform profile. However, during the early part of this work it was discovered that the
phenomenon of self-sustained oscillation occurs only at the turn-off event of the DUT.
After this discovery was made, the test procedure was streamlined by changing the
double-pulse sequence to a single-pulse sequence. Subsequent to making this change, the
AWG was operated in “burst mode” with a burst width of 1 and a fixed duty ratio of
50%.
Prior to this work, the standard procedure for operation of the CIL apparatus was
to obtain the desired load current by configuring the proper bus voltage and then
adjusting the pulse width of the AWG until the proper load current was observed on the
oscilloscope during repeated trials. Not only was this procedure inefficient, but it also
subjected the DUT to unnecessary risk of a catastrophic failure because of the possibility
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of self-sustained oscillation. Since the operating conditions selected for testing during
this work were frequently near the edge of the envelope where self-sustained oscillation
was likely, this trial-and-error procedure often resulted in unintentional occurrences of
self-sustained oscillation. Even when self-sustained oscillation did not occur, the DUT
was subjected to unnecessary switching stress because of the need to accurately program
the load current through trial-and-error.
During this work it was recognized that a more deterministic method was needed
to program the load current for the CIL test apparatus in order to reduce the risk of device
destruction and to improve the operational efficiency of the testing procedure. It was
immediately recognized that that a very simple analysis would lead to a closed-form
equation for the required charging pulse to produce a desired load current at a given bus
voltage. This analysis can be understood by considering the simple first-order equivalent
circuit shown in Figure 4.5 which is applicable during the charging pulse of the CIL
tester, assuming that

Figure 4.5

Simple Equivalent Circuit for CIL Timing Calculator
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Writing KVL around this loop produces the following equation:
( )

( )

(4.1)

( )

(4.2)

Converting to the Laplace domain:
( )
Solving for I(s):

( )

(

)

[ (

(4.3)

)]

Taking the inverse Laplace transform:

( )

[

(

]

)

(4.4)

Solving for t:
(

( )

)

(4.5)

Equation (4.5) was implemented in MATLAB as a function which requires the
user to specify values for bus voltage, desired load current, and load inductor value; the
function returns the length of the required charging pulse to create this operating
condition. This “CIL timing calculator” program will optionally plot a curve of load
current vs. time with the specified load current highlighted (see Figure 4.6).

This

program was utilized throughout the remainder of this work to quickly determine the
required timing parameters for programming the AWG according to the desired operating
conditions. Two matrices which represent the entire ensemble of operating conditions
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utilized in this work, specified in terms of (1) required charge pulse duration and (2)
AWG programming interval at 50% duty cycle, are provided in Appendix A as Table A.1
and Table A.2, respectively. An example is given in Figure 4.6 which demonstrates the
value of implementing the CIL timing calculator by using the first-order time constant of
the charging network rather than assuming that the load current increases linearly (as it
would if

). In the case of high target load current values or low bus voltages

(both of which represent valid operating scenarios for this work) the error introduced by
assuming a linear current ramp can become considerable.
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Figure 4.6
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Time [usec]

800
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Example Output from CIL Timing Calculator

Note: This example output demonstrates the error of the CIL timing calculator if the RL
time constant of the load inductor is not considered. If a linear current ramp is assumed,
the actual load current realized at 492.6 µs would be 90.6 A instead of the desired 100 A
(9.4% error). The operating conditions for this example are: DC bus voltage of 100 V,
target load current of 100 A, load inductor value of 493 µH.
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4.2.2

Gate-Drive Circuit and DUT
During the course of this work, two different DUT's were considered: the

SemiSouth SJDP120R045 vertical-channel SiC JFET, and the CMF20120D SiC
DMOSFET. For each of the considered DUT's, a dedicated printed circuit board (PCB)
was designed and constructed in order to apply the proper gate signals and to
mechanically attach the DUT to the CIL test apparatus.
4.2.2.1

Test Fixture for SiC JFET
For the SiC JFET, a demonstration gate-drive module was available from the

manufacturer [57] and was utilized directly for this DUT test fixture. A summary
schematic for this gate-drive module is presented in Figure 4.7. This design is based on
the two-stage drive technique described in [52]. It utilizes an IXYS gate-drive IC rated at
9 A output current to supply both the negative bias when the transistor is in the OFF state
and to supply the initial high-current pulse to charge the gate capacitance on turn-on. The
continuation or "stay-on" pulse is provided by the auxiliary forward path represented by
Q1. This gate-drive module expects isolated power rails of +/- 15 V, and the PWM input
is optically isolated.
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Figure 4.7

Summary Schematic for SiC JFET Gate Drive Module

A picture of the PCB designed for interfacing the SiC JFET to the CIL test
apparatus is presented in Figure 4.8. Note that the non-insulated jacks labeled VTOP,
VDRAIN, and VSRC correspond to the node labels shown in Figure 4.1. The load inductor
is connected across VTOP and VDRAIN; the positive terminal of the DC Bus Emulator
connects to node VTOP; and the negative terminal of the DC Bus Emulator connects to
node VSRC. A bipolar laboratory supply configured for +/- 14.0 V is connected to the test
points as indicated, and the pulse generator input signal is connected to the BNC jack. It
should be noted that the AWG device was isolated from the remainder of the apparatus
by utilizing a line-frequency isolation transformer and an AC plug with the ground
connection removed. This was done to eliminate the possibility of a ground loop being
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formed between the AWG and the oscilloscope which could result in aberrant operation
of the test apparatus. Also visible in Figure 4.8 is a loop of blue wire which represents
the insertion of a specific amount of gate inductance (LG) between the gate-drive output
and the DUT. The motivation for the inclusion of this loop will be discussed in a later
section of this dissertation. Finally, it should be noted that special provisions were made
for the connection of the oscilloscope voltage probes for measuring drain-source voltage
and gate-source voltage. Specifically, small coils of non-insulated wire (labeled "Voltage
Probe Interface") were connected to VSRC close to the desired measurement points to
reduce the loop area of the probe connection and increase the fidelity of these
measurements. This technique will be further described in Section 4.3.

Figure 4.8

SiC JFET Test Board with Gate-Drive Module
133

4.2.2.2

Test Fixture for SiC MOSFET
In the case of the SiC MOSFET, there was not a demonstration module available

for providing the gate-drive function of this DUT. Therefore, a gate-drive circuit was
constructed by following the manufacturer's reference design in [58].

A summary

schematic of this reference design is presented in Figure 4.9. This is a relatively simple
gate-drive design which relies on an IXYS gate-drive IC rated at 14 A output current to
provide both the turn-on and turn-off bias voltages. As in the SiC JFET gate-drive, the
PWM input is isolated from the remainder of the gate-drive circuit, but a digital isolator
is used in this implementation.

Figure 4.9

Summary Schematic for SiC MOSFET Gate Drive

A picture of the PCB designed for interfacing the SiC MOSFET to the CIL test
apparatus is presented in Figure 4.10. As in the previous case, the non-insulated jacks
labeled VTOP, VDRAIN, and VSRC correspond to the node labels shown in Figure 4.1. The
load inductor is connected across VTOP and VDRAIN; the positive terminal of the DC Bus
Emulator connects to node VTOP; and the negative terminal of the DC Bus Emulator
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connects to node VSRC. A bipolar laboratory supply is connected to the test points as
indicated to power the circuit, but the voltage rails required in this case are +20 V and -5
V. Also as in the previous case, precautions were taken to avoid the possibility of a
ground loop between the AWG and the measurement equipment; a similar coil of wire
was utilized to insert a specific amount of gate inductance (LG) between the gate-drive
output and the DUT (not pictured in Figure 4.10); and similar provisions were made for
reducing the loop area of the oscilloscope voltage probe connections.

Figure 4.10

SiC MOSFET Test Board
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4.2.3

DC Bus Emulator
One additional component within the CIL test apparatus is the DC Bus Emulator.

This sub-system could be implemented in one of several ways, the most simple of which
would be the direct connection of a suitable high-voltage DC supply. However, there are
several considerations which make this approach undesirable. The first is that directly
connecting a high-voltage DC supply to the CIL test apparatus introduces the possibility
of a ground loop between this source and either the laboratory supply powering the gatedrive circuit or the oscilloscope. The second is that the direct connection of a typical
high-voltage supply makes it possible to inject a large amount of energy into the CIL test
apparatus if a failure occurs. Even if the high-voltage supply has provisions for a manual
current limit and it is properly configured, the supply may not react quickly enough to
preserve the DUT or the test apparatus in the event of a failure. A third consideration
which makes it unnecessary for the CIL test apparatus to have a direct connection to a
high-voltage DC supply is that the energy requirements of a typical pulsed switching test
are modest. The amount of energy required can be readily stored in a moderately-sized
capacitor bank. This approach also provides good isolation and limits the amount of
energy available during a failure. For these reasons, this approach was selected for the
DC Bus Emulator implementation used in this work.

A schematic of the DC Bus

Emulator implementation used initially in this work is presented in Figure 4.11. The DC
Bus Emulator consists of a capacitor bank, three resistors, a single-pole-double-throw
(SPDT) switch, and a connection to a high-voltage DC supply. The circuit in Figure 4.11
can be readily understood by considering the possible states of switch SW1. SW1 is a
momentary SPDT switch, and in its default state the switched node (VBUS+) is not
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connected through the switch to any other node. In this condition, the DC Bus Emulator
is "at rest", and whatever energy has been previously stored in the bus capacitor CBUS will
slowly dissipate through RBLEED. RBLEED is intended to prevent the long-term storage of
energy in CBUS so that the system will not pose an electrical shock hazard if a user forgets
to discharge CBUS after completing a test. When SW1 is activated such that position "A"
is closed, CBUS will begin to charge rapidly up to the DC supply voltage. When SW1 is
activated such that position "B" is closed, CBUS will begin to discharge rapidly. A bill of
materials for the DC Bus Emulator is provided in Table 4.6.

Figure 4.11

Table 4.5

DC Bus Emulator Schematic (Original)

DC Bus Emulator Bill of Materials (Original)
Component

Value

Rating

RCHARGE

1 kΩ

100 W

RDISCHARGE

1 kΩ

100 W

RBLEED

400 kΩ

2.5 W

CBUS

5.3 mF

450 V
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In practice, this circuit is used to prepare the CIL apparatus for testing by (1)
configuring the DC supply a few volts above the desired DC bus voltage, (2) activating
SW1 to charge CBUS up to the desired DC bias voltage, and (3) releasing switch SW1
such that VBUS+ is not connected to the DC supply. At this point, a pulsed test can be
invoked by activating the pulse generator.

Once testing has completed, CBUS is

discharged by activating SW1 in the opposite direction.
During the course of this work, several challenges were discovered with respect to
the operation of the DC Bus Emulator. One challenge is that this circuit is not wellsuited for performing a large number of experiments at a single operating voltage. When
this scenario is attempted, the user must constantly replenish the energy dissipated in the
bleed resistor in order to maintain a constant bus voltage. A second problem has to do
with the bus voltage accuracy attainable with this circuit.

Resistors RCHARGE and

RDISCHARGE were sized to balance a trade-off between accuracy of attaining a final bus
voltage and the time required to charge and discharge the capacitor bank. If these
resistors are sized such that the capacitor bank can be quickly charged and discharged, it
is easy to overshoot the desired bus voltage. If, on the other hand, these resistors are
sized in order to optimize the accuracy of achieving the target bus voltage, it takes a long
time to charge and discharge the capacitor bank.
The current research required accurate bus voltage specification across a wide
range of values and the execution of a large number of experiments at constant bus
voltage values. The implementation of the previously-described DC Bus Emulator was
therefore found to be less than ideal for this work. As a result, a simple modification was
made to the DC Bus Emulator which was effective in alleviating the accuracy vs. time
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trade-off. This modification involved the addition of a second switch (SW2) and an
additional resistor (RCLAMP) to the existing circuit. As shown in the updated schematic of
Figure 4.12, this modification permits the bus to be clamped to the DC supply voltage
when SW2 is closed (SW2 is a non-momentary toggle switch). RCLAMP is sized such that
it can overcome the dissipative influence of RBLEED, but it is large enough that it provides
a measure of isolation between the CIL test apparatus and the DC supply. The updated
bill of materials for the DC Bus Emulator is provided in Table 4.6.

Figure 4.12

Table 4.6

DC Bus Emulator Schematic (Updated)

DC Bus Emulator Bill of Materials (Updated)
Component

Value

Rating

RCHARGE

1 kΩ

100 W

RDISCHARGE

1 kΩ

100 W

RBLEED

400 kΩ

2.5 W

RCLAMP

500 Ω

100 W

CBUS

5.3 mF

450 V
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The updated DC Bus Emulator is operated in a similar, but slightly different
manner than the original circuit. Beginning with SW2 turned off, the updated procedure
for preparing the CIL apparatus for testing involves (1) configuring the DC supply as
closely as possible to the desired bus voltage, (2) activating SW1 to charge C BUS near the
desired DC bias voltage, (3) releasing switch SW1 such that VBUS+ is not connected to
the DC supply, and (4) closing SW2 to clamp the bus voltage at the DC supply voltage.
At this point, the CIL apparatus is in a standby state and a pulsed test can be performed
by (1) opening SW1 so that VBUS+ is not connected to the DC supply, (2) invoking the
test by activating the pulse generator, and (3) closing SW1 so that VBUS+ is clamped to
the DC supply. If the preceding three steps are performed in quick succession, the
capacitor bank voltage will change very little and the system is immediately ready to
support a new pulsed test at the same bus voltage.
The updated design of the DC Bus Emulator makes it possible to rapidly complete
multiple pulsed tests at the same bus voltage without manually re-tuning the capacitor
bank voltage after each trial. In addition, it provides a means for more accurately
defining the DC bus voltage than the previous implementation, because the bus voltage
can be clamped to the output of the DC supply, which can be configured with reasonably
good accuracy. For example, Figure 4.13 demonstrates an attained accuracy of 1 mV
from the desired operating set-point with this updated DC Bus Emulator. This level of
accuracy is not always possible due to limited resolution of the DC supply control, but all
experiments described in this dissertation were performed at no more than 50 mV from
the reported DC bus voltage.
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Figure 4.13

Example VBUS Accuracy with Updated DC Bus Emulator

Note: This figure represents the measured voltage of the DC bus when the desired
operating voltage was 100 V.
4.3

Metrology Improvements for CIL Apparatus
In order to attain measurement accuracy sufficient to reliably produce results

consistent with the prediction of the various models used in this work, it was necessary to
make several improvements to the metrological methods used in the CIL test apparatus.
These improvements can be categorized into three categories: (1) voltage measurement,
(2) current measurement, and (3) improvement of transient correlation between the
current and voltage measurements. Each of these categories will be discussed in the
following sections.

The measurements of interest are highlighted on the CIL test

apparatus schematic presented in Figure 4.1. Two voltage measurements are considered
(VGS and VDS), along with two current measurements (IG and ID).
4.3.1

Improvements to Voltage Measurement Methods
Several provisions were made in order to ensure that the voltages of interest in the

CIL test apparatus were accurately measured. The first such provision was the exclusive
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use of 10X non-differential probes (Tektronix Model P5050) for measurement of
voltages. It is well known in the art that differential measurements suffer from both
bandwidth and amplitude resolution problems due to the active circuitry required to
subtract the reference from the measured signal. For this reason, it was decided to utilize
only passive voltage probes which were referenced to the oscilloscope chassis. In a later
phase of this work, when it became necessary to capture the voltage across the Miller
capacitance of the DUT (drain-to-gate voltage), this was accomplished by using a math
function in the oscilloscope to effectively produce a differential measurement from two
non-differential measurements (VDS and VGS). This avoided the error associated with the
use of the traditional differential measurement technique, while effectively producing the
same result through software.
Another provision which was made to ensure accurate representation of the
voltage measurements was the use of extremely short ground leads on the oscilloscope
probes. The length of the ground lead on the oscilloscope probe is very important when
measuring high-bandwidth signals. The parasitic inductance of the probe ground lead
can contribute to an LC resonance with the capacitance of the probe and/or the circuit
under test. This resonant circuit can be excited by the transient characteristics of a highbandwidth measured signal and result in erroneous ringing in the measurement result.
This problem has been described extensively in the literature, for example in [59]-[61].
A commonly-used solution to this problem is to avoid the use of the standard ground lead
and to fashion a very short ground lead from a piece of non-insulated wire, which is
bonded to a reference point on the PCB very near the signal of interest. This technique is
effective in reducing or eliminating the parasitic ringing due to the voltage probe, because
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it increases the resonant frequency of this parasitic LC tank beyond the bandwidth of the
measurement equipment [61]. An exemplary arrangement of the voltage probe and short
ground lead is presented in Figure 4.14. This technique was utilized throughout the
current work in all cases where measurement of a high-bandwidth voltage signal (> 1
MHz) was performed.

Figure 4.14

Low-Inductance Connection of Oscilloscope Voltage Probe

Note: This figure was obtained from [59].
4.3.2

Improvements to Current Measurement Methods
As part of this work, it was necessary to measure both the gate current (IG) and the

drain current (ID) of the DUT. The bandwidth of these signals was known to be as high
as 30 MHz under certain circumstances, which was beyond the bandwidth of the Pearson
current transducers commonly used in conjunction with the CIL test apparatus
(approximately 20 MHz) [62]. Nevertheless, the alternatives for measurement of these
currents were not attractive. One possibility considered was the use of a Tektronix active
current probe (Tektronix TCP305).

This device has a 50 MHz bandwidth but the
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amplitude resolution is only ±3% of the measured value, compared to +1% -0% for the
Pearson current monitor [62][63]. Therefore, it was decided to proceed with the Pearson
current monitor for the purpose of measuring currents in the CIL test apparatus, and to
make all possible provisions for increasing the fidelity of these measurements. The
applications guidance provided by the manufacturer of this device has several
suggestions for increasing the fidelity of high-bandwidth pulsed current measurements
[64]. The first suggestion is to terminate the coaxial cable used to connect the current
monitor to the oscilloscope with a 50 Ω termination. This helps to reduce the occurrence
of parasitic ringing which results from the parasitic capacitance of the coaxial cable and
the stray inductance of the interconnections [64]. Another suggestion made by the
manufacturer is to place several turns of the coaxial cable through a set of ferrite cores in
order to increase the inductance of the cable shield. According to [64], this helps to
reduce the observation of spurious ringing which results from induced common-mode
currents flowing on the cable shield during the measurement of fast current pulses. Both
of these suggestions were implemented and a visible improvement in the dynamics of the
measured currents was observed. A picture of the Pearson current monitor used during
this work, along with the coaxial cable and toroid ferrites utilized to implement the
previously-described recommendation is shown in Figure 4.15.
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Figure 4.15

4.3.3

Current Transducer Hardware

Improvement of Transient Correlation
One final improvement was deemed necessary to maximize the available accuracy

of the measurements on the CIL test apparatus. This involved ensuring that there was no
systematic phase-shift between the various measurements. This procedure is commonly
known as “de-skewing” in the literature. In many cases, a special calibration fixture is
used with a set of measurement probes in order to de-skew the system. However, in this
case a de-skew fixture was not available, so a minor modification to the CIL test
apparatus was made in order to perform the de-skewing procedure. This modification is
illustrated in Figure 4.16; note that the two current monitors are placed on a common
conductor and that the two voltage probes are placed close together and configured to
measure the same node. Finally, the load inductor is replaced with a low-inductance
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resistor. This adaptation of the test fixture is intended to produce a nearly-rectangular
current pulse which can then be aligned with the voltage measurements. The resistor
selected for RDESKEW must have low parasitic inductance in order to provide a high
current slew rate. For this reason, a carbon resistor (not wire-wound) was selected for
RDESKEW and was soldered directly to the test fixture very close to the DUT. This
modification to the test fixture is shown in Figure 4.17.

Figure 4.16

Adaptation of Test Stand for De-Skew Procedure
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Figure 4.17

Modification to Test Fixture to Support De-Skew Procedure

In order to provide a convenient and deterministic means for aligning the current
and voltage waveforms during the de-skew procedure, it was desired to estimate the value
of the current in RDESKEW based on the measured voltage. This technique permits the
estimated current trace to serve as a reference for alignment of the measured current
waveforms.

If the values of the drain-loop parasitic inductance and resistance are

assumed to be negligible compared to the impedance of RDESKEW, an estimate for the
current in RDESKEW is found to be:

(4.6)
This equation was implemented in the oscilloscope as a MATH function. The results of
the initial run of the CIL test apparatus with the de-skew modifications in place is shown
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in Figure 4.18. In this figure, it can be seen that the two voltage measurements are in
good agreement with one another, and the two current measurements are also in good
agreement with one another. However, there is a small disparity (~4ns) between the
current measurement waveforms and the estimated current waveform calculated from
Equation (4.6). In other words, the current measurements are found to lag behind the
voltage measurements by approximately 4 ns. As a result of this observation, a 4 ns deskew factor was added to the two current measurement channels and the test procedure
was executed a second time. The result from this test is shown in Figure 4.19. Note that
the measured current waveforms are time-aligned with the estimated current waveform
calculated from Equation (4.6) in this figure.

Figure 4.18

Alignment of Current and Voltage Waveforms (Before De-Skew)
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Figure 4.19

4.4

Alignment of Current and Voltage Waveforms (After De-Skew)

Characterization of Test Stand Parasitic Elements
One additional step which was undertaken prior to the execution of the primary

empirical portion of the current work was the characterization of the test stand parasitic
elements. Specifically, it was desirable to develop estimates for the parasitic elements
present in both the gate-loop and drain-loop of the CIL test apparatus so that these
parameter values could be used to populate the simulation described in Chapter III. The
values of the parasitic inductances LG and LD were determined through the use of a
Wayne Kerr 3260B Precision Magnetics Analyzer. In the case of the gate inductance
(LG), it was necessary to introduce a small but measurable amount of inductance through
the attachment of a small loop of wire in the gate path. The inductance of this loop was
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small enough to make its characterization difficult. In order to improve the repeatability
of this measurement and ensure that the analyzer calibration remained valid during the
characterization process, a custom test fixture was developed. This fixture (shown in
Figure 4.20) was necessary in order to provide a method of consistent attachment of the
small loop of wire to the analyzer.

A custom fixture was not necessary for the

characterization of the drain inductance (LD) since this inductance is comprised of the
entire equivalent loop inductance of the DC Bus Emulator, which was already equipped
with lugs for making a consistent attachment to external circuitry. As a result, it was
possible to directly attach the DC Bus Emulator to the impedance analyzer for
characterization.

Figure 4.20

Characterization Fixture for Impedance Measurement
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The final step in characterizing the parasitic elements of the CIL test apparatus
was the determination of the effective equivalent series resistance of the drain loop at the
power loop resonant frequency. A value for the DC resistance of this loop was already
determined during the characterization procedure described above. However, for the
small-signal model presented later in this dissertation, it was necessary to determine the
real part of the impedance at the resonant frequency of this resonant tank. Therefore, an
experiment was conducted in which there was no self-sustained oscillation, but the drainloop resonant tank was permitted to ring down so that its natural response could be
observed (Figure 4.21). Based on the observation of this natural response waveform, it
was possible to estimate the damping ratio of this resonant tank, based on the logdecrement method presented in [65] and [66]. This procedure assumes that the system is
sufficiently under-damped ( << 1) and that the system can be represented as secondorder. In the case of the natural response of the drain-loop of the CIL test apparatus (with
no forced oscillation), both of these conditions are satisfied.

The log decrement

procedure can be applied by utilizing the following equation for the damping ratio:

(4.7)

√

Where

is the natural logarithm of successive peak amplitude values as shown in Figure

4.21:
[ ]
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(4.8)

Once the damping ratio is known, the canonical representation of a second-order RLC
network, Equation (4.9), can be utilized to determine an equation for RESR. The result is
given by Equation (4.10).

(4.9)

(4.10)
All unknowns in Equation (4.10) are either known from the preceding analysis or can be
directly observed from Figure 4.21. A table of the parasitic element values determined
for the CIL testing apparatus is provided in Table 4.7. Note that this procedure was
carried out twice due to the need to characterize the apparatus for both DUT test fixtures.

Figure 4.21

Waveform Used to Calculate Damping Ratio of Drain Loop
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Table 4.7

Parasitic Element Values Determined for CIL Test Apparatus
Parameter

SiC VCJFET Fixture

SiC MOSFET Fixture

LG

100 nH

100 nH

LD

235 nH

235 nH

30.3 MHz

22.1 MHz

ζ

0.035

0.030

RESR@f0

3.92 Ω

1.93 Ω
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CHAPTER V
EMPIRICAL STUDY

As part of this work, an empirical study was performed for the purpose of
validating the theoretical treatment presented in Chapter III. This empirical study was
performed in two parts. The first portion of this procedure is related to the validation of
the large-signal model used to describe the initial forced cycle; the second portion
pertains to validation of the small-signal negative conductance oscillator model used to
predict the likelihood of self-sustained oscillation. Both portions of this analysis are
based on operation of the clamped inductively-loaded switching circuit described in
Chapter IV.

Since the procedures used for operation of this apparatus have been

extensively described, they will not be repeated here. However, any deviations from the
previously-discussed procedures will be mentioned in the appropriate portion of the
following discussion.
5.1
5.1.1

Initial Forced Cycle
Description of Gate-Loop Dynamics
Before proceeding to the task of validating the large-signal model for the initial

forced cycle, it is instructive to consider a set of empirical first-cycle waveforms at low
drain current. This will permit a comparison to the qualitative description of gate-loop
dynamics presented in Chapter III, and will provide an opportunity to evaluate the
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previously-established criteria for selection of initial conditions for informed operation of
the large-signal model. Toward that end, Figure 5.1 presents a time-correlated set of four
initial cycle waveforms, which were captured by operation of the half-bridge test circuit
shown in Figure 3.1. The operating conditions for this test sequence are the same as
those for the simulation study in Table 3.2. Note that the threshold voltage for the SiC
VCJFET used in this -5 V, since this is a depletion-mode device. The initial drain current
for this set of experiments was varied from 1.0-5.5 A in increments of 0.5 A. For the
sake of brevity, only the first four waveforms in this sequence are displayed in subplots
(a)-(d) of Figure 5.1; however, the values of primary interest for the entire test sequence
are recorded in Table C.1 in Appendix C.

In each of the subplots of this figure,

annotations are included to indicate the minimum gate-source voltage (VGS_MIN), the
maximum gate-source voltage (VGS_MAX), the drain-source slew rate, and the indications
of any “forced cycle” characteristics present. In addition, the drain current zero-crossing
at which the initial conditions for the large-signal model are captured is indicated by a
vertical black dashed line. In order to facilitate the below discussion, the large-signal
model equivalent circuit of the half-bridge test stand introduced in Chapter is III is
repeated as Figure 5.2.
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Figure 5.1

Comparison of Initial Ring-Back Waveforms

Note: These results correspond to Test Sequence A detailed in Appendix C.
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Figure 5.2

Large-Signal Equivalent Circuit of Half-Bridge Test Stand

Subplot (a) of Figure 5.1 demonstrates the behavior of the gate loop under light
current conditions (ID0 = 1.0 A). The first implication of the low value of the drain
current is that the drain-source voltage slew rate is relatively modest. This is due to the
fact that the amount of available charge contributed by the drain loop for the purpose of
charging the Miller capacitance is relatively small. The low drain-source slew rate means
that the amount of displacement current injected into the gate loop through the Miller
capacitance (IGB) is also small. The displacement current which does occur is spread over
an entire gate loop cycle. This means that the influence of displacement current IGB is
almost equally distributed across the period during which it opposes IGA (rising VGS) and
the period during which it aids IGA (falling VGS). Thus, for this operating condition, the
net influence of IGB is essentially negligible and no forced cycle occurs. The actual
transient overdrive for this condition is approximately -2 V, with the negative value
indicating a safety margin (VGS_MAX < VTH). This waveform is actually similar to the
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observed behavior of this circuit when the WBG FET is gated off with no initial drain
current.
Subplot (b) of Figure 5.1 demonstrates the gate loop turn-off dynamics for an
initial drain current value of 1.5 A. In this operating condition, the drain-source slew rate
is higher than in the previous case. As a result, the anticipated steady-state value of IGB
during the drain-source slew interval is expected to be higher. Another implication of the
higher drain-source slew rate is that displacement current IGB occurs for a shorter period
of time compared to the previous case. In this case, the drain-source slew interval occurs
primarily during a time during which VGS is rising, which implies that IGA and IGB oppose
one another.

Thus, for this operating condition, the net effect of IGB is that of a

stabilizing influence and no forced oscillation results. One implication of this condition
is that the first positive half-cycle of the gate source voltage is attenuated, such that the
maximum ring-back voltage (VGS_MAX) actually occurs on the second positive half-cycle
in this waveform. The actual transient overdrive in this case is -4.6 V, with the negative
sign again indicating the safety margin from threshold.
Subplot (c) of Figure 5.1 demonstrates the gate loop turn-off dynamics for an
initial drain current value of 2.0 A. For this operating condition, the drain-source slew
rate is incrementally higher than the previous examples. The expected results of the
increased slew rate include a higher average value of the displacement current IGB, and a
relative shift of the influence of IGB to earlier in the turn-off process. Both of these
expectations can be confirmed in subplot (c). The shift of IGB results in a small overlap
between the drain-source slew interval and the negative trajectory of VGS.

This

represents a condition during which the effects of IGA and IGB are mutually reinforcing.
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The result of this slight convergence in gate loop dynamics can be observed in the
delayed ring-back of VGS during the time it remains pinned at VGS_MIN. The net effect of
these factors is the presence of an initial forced cycle. This can be observed by the fact
that VGS remains pinned near threshold at the same time that there is a disturbance in the
drain-source voltage, as indicated by the red circle. The actual transient overdrive metric
for this operating condition is 0.2 V, which suggests a very weak forced cycle. The small
amount of channel conduction in this case is also evident from the small disturbance in
the drain current waveform. The FET in this condition is just beginning to conduct when
the forced cycle ends.
Subplot (d) of Figure 5.1 demonstrates the gate loop turn-off dynamics for an
initial drain current value of 2.5 A. As in the previous examples, the drain-source slew
rate is incrementally higher for this operating condition, which implies an increase in the
average value of IGB and a corresponding shift of this influence to an earlier time within
the gate loop ringing cycle. In this case, not only are these expectations met, but the
time-shift results in a complete overlap between the drain-source slew event and the
negative trajectory of VGS. This indicates a maximum of convergence between IGA and
IGB, which explains why the negative peak of the gate-source voltage reaches nearly -30
V. This voltage excursion is a precursor to the force cycle which occurs immediately
afterwards when VGS rings back and is pinned near the threshold voltage. Simultaneous
with this event, there is a significant disturbance in the drain-source voltage and a
significant surge current in the drain current waveform. The actual transient overdrive
metric for this operating condition is 1.7 V, which suggests a strong forced cycle. This is
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corroborated by the magnitude of the disturbances observable in the drain-source voltage
and drain current waveforms.
The results of additional test iterations at increasingly high levels of initial drain
current are shown in Table C.2 in Appendix C. In these further results, the trend of
increased drain-source slew rate is observed to continue until a maximum value of
approximately 15 V/ns is realized. The relative time-shift of the drain-source slew
interval diminishes quickly with further increases in initial drain current, but the
maximum convergent effect of IGA and IGB remains in force. This is because the drainsource slew interval cannot begin until some charge is removed from the gate of the FET,
which is accompanied by a VGS negative trajectory. Thus, above some critical initial
drain current value, the maximum convergence of IGA and IGB occurs without exception,
at least in this example. From this analysis, it appears that the presence of a forced
oscillation is dependent primarily on the presence of a non-negligible amount of gate
inductance, in conjunction with a sufficiently high level of initial drain current to inject
some amount of displacement current into the gate loop early during the turn-off cycle.
The additional test iterations shown in the appendix demonstrate that this circuit was
observed to enter self-sustained oscillation at an initial drain current value of 6.0 A.
Thus, with all other operating conditions remaining constant, it is shown that varying the
initial drain current from low to high values can produce three different conditions: (1)
completely natural response (no forced cycles), (2) forced cycles which self-extinguish
leading to a natural response, and (3) self-sustained oscillation. The fact that increasing
the drain current can push the system into the self-sustained oscillation condition is
another indication that the actual transient overdrive metric is correlated to the FET
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transconductance, as has been previously suggested. This also suggests that the initial
drain current may be useful as an indicator of the approach of self-sustained oscillation.
The initial conditions for the large-signal model have been previously established
as the first zero-crossing of the drain current during the turn-off event.

Several

observations can be made regarding this criterion with regard to the waveforms shown in
Figure 5.1. First, it is apparent from Figure 5.1 that this point shifts toward earlier time
with increased initial drain current values. Second, it can be seen that regardless of this
pattern, the initial condition capture point occurs early enough in the cycle that the largesignal model should be able to predict the value of VGS_MAX except at very low initial
drain current values (1.0 A and below). However, a forced cycle is unlikely to occur at
such low initial drain current values for the circuit under study. In addition, populating
the large-signal model with the specified initial conditions at low values of initial drain
current is still likely to produce a reasonably accurate estimate of VGS_MAX. This is
because the condition of low initial drain current results in little interaction between the
gate loop and the drain loop, and the gate loop exhibits nearly second-order dynamics. In
this case, the large-signal model will predict a VGS_MAX estimate for the second positive
half-cycle of VGS rather than the first positive half-cycle of VGS, which will be nearly the
same for a lightly damped gate loop. Therefore, it is concluded that the selection of the
first zero-crossing of the drain current waveform represents a valid starting point for the
evaluation of the large-signal model, regardless of the magnitude of the initial drain
current.
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5.1.2
5.1.2.1

Validation of Large-Signal Model (Informed Operation)
Time-Domain Validation
The primary stated goal of the large-signal model is to predict the likelihood of an

initial forced cycle based on the value of the initial drain current. One way in which the
predictive utility of this model can be verified is by comparing the time-domain
waveforms generated by the model to a set of empirical waveforms across a range of
operating points. Toward this end, Figure 5.3 presents a comparison of the informed
large-signal model output to an empirical test sequence involving variation of the initial
drain current from 1.0 A to 4.5 A. For the sake of compactness, only the first eight
waveforms in this sequence are displayed; however, the full set of data for this test
sequence is available in Appendix C. In this figure, it can be observed that the largesignal model, which represents a significant simplification of the actual half-bridge test
circuit, is nevertheless able to predict the most important features of the empirical
waveforms. The single most important feature of the initial ring-back as it relates to the
possibility of self-sustained oscillation is the likelihood of channel conduction as
anticipated by the predicted transient overdrive value. As explained in Chapter III, the
predicted transient overdrive is expected to diverge from the actual transient overdrive
voltage in the case that a forced cycle occurs. This is because the onset of channel
conduction which indicates the presence of a forced cycle typically results in a Miller
plateau in the observed gate-source voltage. Since the fundamental assumption of the
large-signal model is that the WBG FET remains in the off state (no channel conduction),
this results in an expected divergence of the large-signal model from the empirical
waveforms. However, the trajectories of the gate-source voltage and the drain-source
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voltage are expected to be in good agreement up until the point at which a Miller plateau
occurs.

Figure 5.3

Comparison of Model Prediction at Different Load Current Values

Note: Empirical waveforms are shown with solid lines; the large-signal model output is
shown with circular markers. This informed simulation prediction is based on Test
Sequence B detailed in Appendix C.
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In Figure 5.3 subplots (a) and (b), the large-signal model predicts a value of
VGS_MAX which remains below the device threshold voltage shown in the figure as the
dashed red line. The empirical waveforms are in agreement with this prediction, and only
a damped natural response is evident in these two subplots. In Figure 5.3 subplots (c) and
following, on the other hand, the large-signal model predicts that the gate-source voltage
will exceed threshold. The empirical waveforms also agree with this prediction, and
evidence of increasingly significant forced-cycle behavior is present in subplots (c) and
following. Thus, the large-signal model is demonstrated in this instance to satisfactorily
predict the presence of an initial forced cycle based on the initial conditions captured
from the associated experiment (informed operation).
One additional characteristic of the time-domain model validation is worthy of
mention. It is evident in subplots (e) and following that the predicted minimum values of
the gate-source voltage also increasingly diverge from the empirical waveforms with
drain current values above 3.0 A. This is also a reasonable divergence for this simplified
model which arises from treatment of the gate-source junction as a simple capacitor. In
the actual SiC VCJFET, the gate-source junction is a P-N junction, which in the case of
VGS_MIN is significantly reverse-biased. It should be noted that the absolute maximum
rating specified for the gate-source voltage of the SiC VCJFET used in this experiment is
±15 V. In the case of subplot (h), the predicted value of VGS_MIN is approximately -43 V,
or nearly 30 V beyond the absolute maximum rating for this parameter. It is suspected
that in this condition, the gate-source junction of the SiC VCJFET begins to leak current
through the reverse-biased gate-source diode. This is a plausible explanation as to why
the large-signal model prediction diverges from the empirical waveforms under examples
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of extreme gate-source reverse bias. This theory is also supported by the fact that the SiC
VCJFET's used in this evaluation are known to be susceptible to failure when subjected
repeatedly to forced cycles of the type shown in Figure 5.3 subplot (h). In this condition,
none of the ratings of the SiC VCJFET are exceeded with the exception of the gatesource junction negative bias. This fact supports the idea that reducing the amplitude of
gate-source oscillations is advisable not only because of the risk of self-sustained
oscillation, but also due to the risk of damaging the device through electrical over-stress
of the gate.
5.1.2.2

Energy Metric Validation
In the previous section, the time domain output of the large-signal model was

demonstrated to predict the presence of an initial forced cycle when populated with initial
conditions from experiment (informed operation). Another method which can be used to
validate the predictive utility of this model is to examine the correlation between the
number of forced cycles observed in experiment and the output of the large-signal model
in terms of the normalized energy figure of merit, EC2@MAX/ETH. As has been previously
suggested, the intensity of the initial forced cycle as described by this figure of merit is
expected to be correlated to the transconductance of the WBG FET during the conduction
period. This connects the large-signal model output to the parameters of the small-signal
model which will be discussed later in this chapter. However, for the present discussion
it is sufficient to note that increased transconductance is expected to be correlated with
increased propensity of this circuit to oscillate indefinitely. Therefore, the ability of the
initial forced cycle to transfer varying amounts of energy to the gate of the WBG FET as
a function of the initial drain current is expected to be predictive of the number of forced
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cycles observed in experiment. Next, two examples are provided to demonstrate the
nature of the predictive ability of the large-signal in this context. In this validation
procedure, the output of the large-signal model is output on a linear plot; this is in
contrast to the presentation of Chapter III in which a semi-log plot was utilized for
presenting the large-signal model output. However, the linear scale of the plots in this
section provides a better basis of comparison for the small range of values represented by
the number of forced cycles in the empirical results.
The first example is provided in Figure 5.4. In this figure, it is apparent that the
energy metric provides reasonable agreement with the primary features of the empirical
histogram. The number of forced cycles increases in a pseudo-square-law fashion with
the value of the initial drain current. This general trend is reasonable because the total
energy stored in the drain inductance prior to the turn-off event is related to the square of
the initial drain current (

).

However, both the histogram and the model

prediction contain perturbations which suggest the influence of higher-order gate
dynamics. These dynamics are likely to be the result of the relative phase shift of
displacement currents IGA and IGB as previously described. Although the model output is
not perfectly correlated with the number of forced cycles, the presence of these higher
order features indicates that the model is sophisticated enough to capture the effects of
subtle gate loop influences represented in the initial conditions. This also suggests that
the model is sensitive to any measurement error present in the initial conditions supplied
to the model. A second example is supplied in Figure 5.5. In this example, the influence
of the displacement current phase shift in the gate loop is even more pronounced. Note
that the model is able to predict the reduction of the forced cycle count at an initial drain
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current value of 3.5 A. However, in this case the model also predicts a forced cycle at an
initial drain current value of 1.0 A which is not represented in the histogram. This is
likely the result of measurement error in the initial conditions due to the low signal
amplitudes represented by this operating point.

Nevertheless, the time domain

waveforms for this test sequence do corroborate a "ripple" effect in the value of V GS_MAX
between drain current values of 1.0 and 2.0 A. The only significant difference in the
experimental conditions between Figure 5.4 and Figure 5.5 was the specific WBG FET
utilized in the experiment. The FET's used in these two experiments were the same part
number, but different physical devices were used due to catastrophic failure of the first
device during the observed self-sustained oscillation. Since all other circuit parameters
were identical across these two test sequences, it is reasonable to hypothesize that the
increased "ripple" apparent in Figure 5.5 may be the result of slightly different intrinsic
FET capacitances. This would alter the frequency of the gate-loop oscillation and adjust
the relative phase shift of IGA and IGB. In summary, it can be concluded from two these
examples that although the large-signal model cannot perfectly predict the number of
forced oscillations due to the simple nature of the underlying WBG FET model, it does
nevertheless provide a useful indication of the approach of self-sustained oscillation.
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Figure 5.4

Informed Model Output vs. Forced Cycle Count (First Example)

Note: The top subplot represents the prediction of the large-signal model is specified as
the normalized energy figure of merit, (EC2@MAX/ETH). The histogram in the bottom
subplot represents the number of forced cycles evident at each specified value of initial
drain current in Test Sequence B detailed in Appendix C.
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Figure 5.5

Informed Model Output vs. Forced Cycle Count (Second Example)

Note: The top subplot represents the prediction of the large-signal model is specified as
the normalized energy figure of merit, (EC2@MAX/ETH). The histogram in the bottom
subplot represents the number of forced cycles evident at each specified value of initial
drain current in Test Sequence C detailed in Appendix C.
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5.1.3

Validation of Large-Signal Model (Uninformed Operation)
In the previous section, the large-signal model was shown to provide reasonable

first-order agreement with empirical waveforms when populated with initial conditions
from experiment (informed operation). However, the practical value of the model is not
fully realized in informed operation, due to the need to populate the simulation with
initial conditions from experimental waveforms. Therefore, it is of value to determine
the validity of the large-signal model in the uninformed mode of operation.

It is

understood that this process is likely to lose some fidelity to observed experimental
waveforms, due to the fact that the model in this case operates with reduced information.
An approach similar to that used to validate the informed operation of the model is used
here to validate the uninformed operation of the model. Two example of this validation
follow.
Figure 5.6 provides the first example comparison of the uninformed large-signal
model output to a representative set of experimental waveforms. The uninformed model
output is parameterized by the value of the effective damping ratio of the turn-off
process, since this quantity is not known with a high degree of certainty. The result of
the informed large-signal model output for this operating condition is also included for
comparison. From this example, it is apparent that the prediction of the uninformed
model output with an effective damping ratio (

) of 0.10 converges with the

prediction of the informed model output for high values of initial drain current.
Therefore, it is concluded that a value of 0.10 for

provides a reasonable

approximation of the energy lost during the drain current slew interval of the turn-off
event. As expected, this figure also demonstrates that the uninformed model output loses
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the higher-order features of the informed model prediction, due to the absence of the
detailed gate loop phase information in the initial conditions.

Nevertheless, in this

example, the utility of this model for approximating the relationship to the number of
forced cycles remains intact. In addition, the uninformed model is also able to predict the
occurrence of the initial forced cycle, because no forced cycles are observed to occur
when the uninformed model predicts a normalized energy metric value less than unity.
However, the shallow slope of the normalized energy metric curves in the vicinity of
unity suggests that this prediction may be subject to error as the operating conditions are
varied. A second example comparison of the uninformed large-signal model output to a
representative set of experimental waveforms is presented in Figure 5.7. In this example,
the higher-order ("ripple") features of the initial drain current dependence are more
prominent than in the previous example. Therefore, the exclusion of these features by
operation of the model without being informed by experiment results in a greater
divergence of the model prediction from the empirical results. Nevertheless, the model is
able to predict the central tendency of the histogram, which represents the square-rule
dependence of the normalized energy metric on the initial drain current. In addition, the
uninformed model accurately predicts the threshold current at which the initial forced
cycle occurs (between 1.5 and 2.0 A). Ironically, in this respect, the uninformed model
performs better than the informed model, because the informed model over-predicts the
occurrence of a forced cycle at low initial drain current (1.0 A). However, the shallow
slope of the model prediction at low drain current again suggests that this model may be
subject to error in this prediction as the operating conditions are varied.
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Figure 5.6

Uninformed Model Output vs. Forced Cycle Count

Note: The top subplot represents the prediction of the large-signal model is specified as
the normalized energy figure of merit, (EC2@MAX/ETH). The histogram in the bottom
subplot represents the number of forced cycles evident at each specified value of initial
drain current in Test Sequence B detailed in Appendix C.
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Figure 5.7

Uninformed Model Output vs. Forced Cycle Count

Note: The top subplot represents the prediction of the large-signal model is specified as
the normalized energy figure of merit, (EC2@MAX/ETH). The histogram in the bottom
subplot represents the number of forced cycles evident at each specified value of initial
drain current in Test Sequence C detailed in Appendix C.
For this reason, it is of interest to determine if there exists a middle ground
between the fully-informed model which considers measured values for all state variables
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of the model, and the fully-uninformed model which does not incorporate any knowledge
of the experimental waveforms. Therefore, a study was carried out to determine which of
the initial condition parameters conveys the most important information to the largesignal model. This study concluded that the value of the gate-source voltage is the most
important parameter to supply to the model for the purpose of predicting the incremental
occurrence of forced cycles. Figure 5.8 provides an example of this "partially-informed"
operation of the large signal model which corresponds to the same testing sequence
presented for the uninformed model prediction in Figure 5.6. By comparing Figure 5.6
and Figure 5.8, it is apparent that partially informing the large-signal model with only the
gate-source voltage is effective in capturing most of the higher-order features of the fullyinformed model prediction.

A second example of this partially-informed model

prediction is presented in Figure 5.9; this example corresponds to the uninformed model
prediction of Figure 5.7. In this case, the use of the partially-informed model produces a
more noticeable improvement than the previous example, due to the more significant
nature of the "ripple" features in this test sequence. It can be concluded from this
exercise that the value of the gate-source voltage at the beginning of the large-signal
model operation is an important factor which strongly influences the likelihood of the
initial forced cycle and the amount of transconductance supplied by the FET during this
process.
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Figure 5.8

Partially-Informed Model Output vs. Forced Cycle Count

Note: The top subplot represents the prediction of the large-signal model is specified as
the normalized energy figure of merit, (EC2@MAX/ETH). The histogram in the bottom
subplot represents the number of forced cycles evident at each specified value of initial
drain current in Test Sequence B detailed in Appendix C.
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Figure 5.9

Partially-Informed Model Output vs. Forced Cycle Count

Note: The top subplot represents the prediction of the large-signal model is specified as
the normalized energy figure of merit, (EC2@MAX/ETH). The histogram in the bottom
subplot represents the number of forced cycles evident at each specified value of initial
drain current in Test Sequence C detailed in Appendix C.
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5.2

Self-Sustained Oscillation
The predictive value of the small signal model is validated through a procedure

similar to that used to gauge the performance of the large-signal model. In this case,
instead of varying the value of the initial drain current, the small signal model is
evaluated across a range of operating points as specified by the value of the DC bus
voltage. The bus voltage is the primary criterion which determines the propensity of the
WBG FET circuit to oscillate indefinitely, given the presence of at least one forced cycle.
As described in Chapter III, the validity of the small-signal model depends on the
presence of an initial forced cycle, which biases gate of the FET in such a way as to
enable the possibility of channel conduction. Therefore, for each of the two test circuits
considered in this empirical validation procedure, a value of initial drain current was
selected which was known to cause at least one forced cycle across the range of bus
voltage values considered. This value of initial drain current was then utilized as a
constant test parameter throughout the test sequence. At each operating point, a pulsed
test was conducted and the number of forced cycles evident in the empirical waveforms
was recorded. If the entire acquisition window of the oscilloscope was filled with forced
cycles, then the operating point was recorded as having caused an instance of selfsustained oscillation (SSO). At the completion of a test sequence, the results were
tabulated and compared to the normalized conductance ratio calculated for each operating
point by the small-signal model. This entire procedure was carried out once utilizing the
SiC VCJFET as the DUT, and once utilizing the SiC MOSFET as the DUT. The entire
set of test parameters utilized for each of these two configurations is presented in Table
5.8.
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Table 5.8

5.2.1

Parameter Values for Small-Signal Empirical Study

Parameter

SiC VCJFET

SiC MOSFET

LG

100 nH

520 nH

LD

300 nH

480 nH

GEP

1.25 mS

1.81 mS

C2 (near VC2=VTH)

900 pF

1.3 nF

C3

-

700 pF

gm (near VC2=VTH)

10.6-11.0 mS

5-7 mS

RG_NORM

0.068

0.060

VDS Range

0-400 V

0-400 V

ID0

5.0 A

8.0 A

VTH

-5.0 V

2.5-4.0 V

Validation of Model for SiC VCJFET
A collection of selected time-domain waveforms obtained during the small-signal

model validation procedure utilizing the SiC VCJFET as the DUT is presented in Figure
5.10. In each of the subplots in this figure, the number of forced cycles is labeled. It is
easiest to distinguish the presence of a forced cycle at these times scales by inspection of
the gate-source voltage waveform. It should be noted that in this figure, the gate-source
voltage rings well above threshold, in contrast to the expectation that VGS will remain
pinned near threshold during a forced cycle. At an initial drain current of 5.0 A, there is
sufficient displacement current through the Miller capacitance to cause a significant
injection of energy into the gate loop; the result is an intense initial ring-back which
causes VGS to push quickly through the Miller plateau.
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Figure 5.10

Time-Domain Waveforms From SiC VCJFET Validation

Note: Subplots (a)-(d) are recorded at a time scale of 100ns/div; subplots (e)-(h) are
recorded at a time scale of 40 ns/div. "SSO" indicates that forced cycles filled the entire
oscilloscope acquisition window.
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The results from the test sequence for the SiC VCJFET are tabulated and
expressed in histogram format along with the prediction of the small-signal model in
Figure 5.11. The small-signal model output is presented as the normalized conductance
ratio

{

}

as described previously in Chapter III.

The small-signal model

predicts the occurrence of self-sustained oscillation when this ratio is more negative than
-1. This "unstable region" is annotated in the top subplot of Figure 5.11. It can be seen
in this figure that self-sustained oscillation was experimentally observed at the bus
voltage range for which the model predicts a conductance ratio of approximately -1,
using a small spread of gm values. It is also notable that the model predicts a gradual
change of conductance on the high-voltage side, and a rapid change in conductance on
the low-voltage side. These predictions are also confirmed by the rapid change in
number of forced cycles on the low-voltage side and a slower change in the number of
cycles on the high-voltage side. All model parameters except gm were directly measured
and were used to populate the simulation. The value of gm was used as a fit parameter,
since it was not known precisely, but the curve-fit values are consistent with curve tracer
measurements made near the device’s threshold voltage.
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Figure 5.11

Small-Signal Model Output vs. Empirical Results for SiC VCJFET

Note: The top subplot shows the normalized conductance curves generated by the smallsignal model; the bottom subplot shows histogram of forced cycles. Red bars in the
bottom subplot indicate the occurrence of self-sustained oscillation.
Since the small-signal model also predicts the frequency of the forced resonant
condition, this provides a second means by which this model can be validated
experimentally across a range of operating conditions. Such a comparison for the SiC
VCJFET test sequence is shown in Figure 5.12. It should be noted that the resonant
frequency of the power loop of the testing apparatus with the SiC VCJFET fixture
attached is approximately 30.3 MHz, per the evaluation described in Chapter IV. This
constant value is shown in Figure 5.12 as a red line. The frequency values predicted by
the small-signal model are observed to be in good agreement with the measured
frequency values for the forced oscillation condition across the range of bus voltages
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considered in this analysis. In addition, the natural frequency of the drain-loop resonant
tank is shown to be a factor of two higher than both the observed and predicted values of
the forced resonant condition. This confirms that the forced oscillation condition is an
entirely different mode of oscillation than the unforced natural response.

Figure 5.12

5.2.2

Predicted vs. Measured Frequencies for SiC VCJFET

Validation of Model for SiC MOSFET
A collection of selected time-domain waveforms obtained during the small-signal

model validation procedure utilizing the SiC MOSFET as the DUT is presented in Figure
5.13. In each of the subplots in this figure, the number of forced cycles is labeled. From
direct inspection of this figure, it is apparent that the dynamics of the test apparatus with
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the SiC MOSFET fixture attached are much slower than in the previous case. This is
due, in part, to the higher intrinsic capacitances of the SiC MOSFET compared to the SiC
VCJFET. Another reason for the reduced frequency of forced oscillation is the use of
higher values of gate-loop and drain-loop inductances in the test fixture to ensure the
presence of at least one forced cycle across all considered operating points. It is also
evident from this figure that the SiC MOSFET does not experience self-sustained
oscillation across the range of operating points considered in this study.
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Figure 5.13

Time-Domain Waveforms From SiC MOSFET Validation

Note: The time scale for all waveforms is 200 ns/div.
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The results from the test sequence for the SiC MOSFET are tabulated and
expressed in histogram format along with the prediction of the small-signal model in
Figure 5.14.

As noted in the previous section, the small-signal model predicts the

occurrence of self-sustained oscillation when the normalized conductance ratio

{

}

ratio is more negative than -1. In the case of the SiC MOSFET, the small signal
model is shown to provide good quantitative agreement with the empirical results based
on an envelope of transconductance values which are reasonable for the values of gatesource voltage ring-back observed in these experiments. It is also apparent that the SiC
MOSFET does not experience self-sustained oscillation across the envelope of operating
conditions evaluated, and the model predicts this since the normalized conductance
curves do not cross into the unstable region. However, the SiC MOSFET does exhibit
forced cycles at operating points within the low-voltage region of susceptibility indicated
by the depression in the normalized conductance curves between 5 V and 40 V. As in the
previous example, all model parameters except gm were directly measured and were used
to populate the simulation. The value of gm was again used as a fit parameter, but the
curve-fit values are known to be reasonable for this device when biased near threshold.
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Figure 5.14

Small-Signal Model Output vs. Empirical Results for SiC MOSFET

A second validation step for the SiC MOSFET variant of the small-signal model
is also provided by means of the predicted frequency of the forced oscillation condition at
each operating point. This comparison for the SiC MOSFET test sequence is shown in
Figure 5.15. It should be noted that the resonant frequency of the power loop of the
testing apparatus with the SiC MOSFET fixture attached is approximately 22.1 MHz, per
the evaluation described in Chapter IV. This constant value is shown in Figure 5.15 as a
red line. The frequency values predicted by the small-signal model are observed to be in
reasonable agreement with the measured frequency values for the forced oscillation
condition across the range of bus voltages considered in this analysis. In addition, the
natural frequency of the drain-loop resonant tank is shown to be higher than both the
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observed and predicted values of the forced resonant condition by approximately a factor
of four. This wide separation of the natural and forced resonant frequencies again
illustrates the distinction between these two phenomena and emphasizes that the smallsignal model is capable of accurately describing the latter.

Figure 5.15

Predicted vs. Measured Frequencies for SiC MOSFET
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CHAPTER VI
SOLUTIONS FOR PRACTICAL SYSTEMS

This dissertation has demonstrated that the very characteristics that make the use
of WBG devices attractive for the development of advanced power electronics
applications also put these systems at risk to the occurrence of self-sustained oscillation.
The current work has focused on gaining a sufficient understanding of this problem in
order to develop an analytical treatment of the two inter-related aspects of this issue: the
initial forced cycle, and the subsequent oscillatory behavior. However, no discussion of
the self-sustained oscillation phenomenon would be complete without a corresponding
description of the known strategies for avoidance of this problem.

In addition, the

development of this analytical treatment has made it possible to not only understand, but
also to quantitatively justify the tactics which are commonly employed by power
electronics practitioners in order to address this problem in practical systems. It is
anticipated that the foundation of knowledge provided by the current work will lead to
the development of new solution strategies in the future. In fact, one such strategy is
already being explored as a derivative work. This strategy involves the application of
closed-loop gate-source voltage control. An explanation of this approach, along with
some promising preliminary results, has been introduced to the research community
through a recent conference publication [67]. However, for the current discussion, the
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scope will be limited to describing the known solutions which are already being
employed in practical applications based on WBG devices.
6.1

Operating Conditions and Susceptibility
The theoretical treatment provided in this dissertation is designed to be of

practical use to designers of power electronics systems based on WBG devices. As such,
it should not be assumed that the circuit examples provided for the purpose of theoretical
validation in Chapter V are considered to be representative of well-designed power
electronics applications. On the contrary, the values of parasitic inductance used in those
examples were selected in order to facilitate the process of validating the proposed
theoretical treatment rather than to provide direct relevance to any particular application.
It might be possible for a reader to assume from inspection of those examples that the
conditions under which self-sustained oscillation occurs are so far removed from the
operating conditions encountered by practical applications that the theory is of little
consequence. However, such an assumption would be a mistake. For example, the bus
voltage range shown to introduce the possibility of self-sustained oscillation in most of
the examples was between 0 and 100 V. However, it is known that this problem can also
occur at higher bus voltages. An example of a burst of forced oscillations which was
captured during operation of a different test apparatus at a bus voltage of 400 V is
demonstrated in Figure 6.1. Therefore, it should not be assumed that the occurrence of
SSO is only possible (or likely) in the case of very high series gate inductance and very
low bus voltages.
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Figure 6.1

Example Waveform Demonstrating Forced Cycles at 400 V

In fact, the motivation for studying this topic in the first place arose from direct
observation of self-sustained oscillation in the context of a full-scale WBG-based motor
drive application. This problem was not well understood at the time of the original
observation. Furthermore, a careful review of the literature at that time did not produce
any examples to indicate that this was a known problem in the WBG device community.
Since that time, as application designers have begun to test the claims of WBG devices,
numerous examples have surfaced in the literature which collectively demonstrate the
practical nature of this problem. In addition, the current work has demonstrated that
several substantive similarities exist between WBG transistors and RF transistors. These
similarities indicate that this problem, which is well-known by designers of practical RF
systems, should have been anticipated by the early adopters of WBG technology.
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Nevertheless, self-sustained oscillation remains obscure in the literature; therefore it is
useful to demonstrate not only its existence, but also its occurrence in the context of
operating conditions which are directly relevant to common power electronics systems.
Therefore, a simulation study is presented next which will demonstrate the susceptibility
of a more realistic application example to self-sustained oscillation. This example will
also provide an opportunity to illustrate the procedure which might be used by a
practitioner to evaluate such a system using the tools presented in this dissertation.
An updated set of parameter values which are more consistent with a welldesigned power electronics application are given in Table 6.9. This example is based on
the same power loop characteristics used in the previous simulation examples, but the
gate loop characteristics have been modified to exclude the excess gate inductance which
was used previously for model validation. In this case, the gate loop is estimated to
contain 20-24 nH of true parasitic layout inductance. Note that a transistor die mounted
in a TO-247 package is estimated to include approximately 8-12 nH of parasitic gate
inductance due to the packaging alone. In addition, the gate resistance in this example
has been configured to 0.5 Ω in order to achieve fast switching dynamics which may be
necessary to satisfy an aggressive power budget for a hard-switched converter. The stray
inductance of the power loop is likely to be larger than that of the gate loop in a real
application, due to the practical need to interconnect the power source, the switching
elements, and the load of the converter. Therefore, the estimate of 235 nH equivalent
series inductance for the power loop is considered to be reasonable. This application
example will be used through the following discussion in order to provide a means for
making quantitative comparisons.
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Table 6.9

Parameter Values for Simulation Study
Parameter

Value

LG

20-24 nH

LD

235 nH

RG

0.50 Ω

RESR

3.90 Ω

C1

90-1000 pF (See Note)

C2 (near VC2=VTH)

900 pF

C3

0 pF (See Note)

gm (near VC2=VTH)

10 mS

VTH

-5 V

VBUS

0-600 V

VSS

-14 V

ζEFF

0.10

ID0

15.0 A

Note: The WBG FET model used in the simulation example in this section is based on a
SiC VCJFET, which has negligible drain-source capacitance (C3). The non-linear
capacitance-voltage profile was extracted from the datasheet for the SJDP120R045
depletion-mode SiC VCJFET from SemiSouth.
6.2

Explanation of Known Solutions
As explained in Chapter II, there are two primary mechanisms known in the

current body of power electronics literature for limiting exposure of an application to
self-sustained oscillation. These two methods are the minimization of layout inductance
and the reduction of switching speed. A third mechanism, which is found in the RF
application design literature, is the use of a passive compensation network to stabilize the
transistor circuit. This section will discuss each of these approaches in light of the
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contribution of the current work. Where possible, a quantitative analysis will be provided
to substantiate (1) why the offered approach is effective, and (2) how the knowledge
contributed by this dissertation could be employed to design a specific solution rather
than utilizing the trial-and-error approach.
6.2.1

Minimization of Gate-Loop Parasitic Inductance
The conventional wisdom applied to the design of fast-switching power

electronics applications is simply to minimize the amount of parasitic gate-loop
inductance. This strategy has been advocated in many recent conference presentations
such as [68]. Indeed, this strategy is known to be effective under certain circumstances.
However, this strategy has a fundamental limitation: it is not possible for an application
designer to completely eliminate the presence of series gate-loop inductance. This is
particularly true for the portion of the series gate inductance which is integral to the
WBG FET packaging. In light of the fact that it is not possible to eliminate all parasitic
gate-loop inductance, an obvious question is: "how much gate inductance is too much?”
The traditional means for answering this question is to construct and evaluate a physical
prototype to determine whether the dynamics are acceptable or not.

However, this

dissertation provides a means by which this determination can be made prior to the
construction of a prototype. For example, the small-signal model can be utilized to
determine whether the circuit is at risk of self-sustained oscillation or not.

If this

procedure is carried out for the application described by Table 6.9, the result shown in
Figure 6.2 is obtained. This figure demonstrates the normalized conductance curves for a
range of gate inductance values between 20 nH and 24 nH, presented as the normalized
inductance metric LD/LG. From this figure, it can be determined that this particular
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circuit configuration is not at risk of self-sustained oscillation because the normalized
conductance curves do not cross below the -1 point on the ordinate. In addition, several
other observations can be made. First, this circuit configuration does produce some
amount of negative conductance; in particular, for the smallest value of LG considered
(20 nH), the model predicts that some negative conductance is available at bus voltages
as high as 500 V. Therefore, if an initial forced cycle occurs, this circuit will likely
exhibit a series of forced oscillations which will then damp out in a natural response.
Second, the reduction of the gate inductance reveals an interesting trend: smaller values
of gate inductance relative to the drain inductance (higher LD/LG ratio) produce
shallower, wider depressions in the normalized conductance curves. This result is not
fully anticipated from inspection of the trends discussed in Chapter III. The previous
examples would suggest that the reduction of LG (expressed as an increased value of
RG_NORM) would simply shift the normalized conductance curves toward more positive
values. However, the variation in RG_NORM presented previously does not account for the
change in the frequency of the forced resonance which is a side-effect of changing the
value of LG. The result is that with a smaller value of gate inductance such as is expected
in a practical application, the area of minimum normalized conductance may occur over a
wider range of bus voltage values. It is not difficult to envision that increasing the
transconductance of the WBG FET during the initial forced cycle by operating at higher
current could translate the curves in Figure 6.2 to more negative values and result in selfsustained oscillation. The lesson from this example is that the inter-relationships of the
various model parameters in this system are complex enough that it may be risky to make
unilateral claims about the influence of individual parameters in isolation from all others.
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Instead, the recommended way to evaluate a given circuit is to populate the models
presented in this dissertation with the specific circuit values and operating conditions
intended for implementation, and compare the results to the identified stability criteria.

Figure 6.2

Small-Signal Model Output for Application Example

In light of the fact that the circuit under study is capable of producing some
amount of negative conductance across a wide range of bus voltage values, it would
likely be of interest to a designer to understand the expected dynamics of the initial
forced cycle. An evaluation of the initial forced cycle for this circuit configuration is
presented in Figure 6.3. From this figure, it can be observed that the considered circuit
implementation is likely to experience a significant initial forced cycle. The metric
EC2@MAX indicates that more than thirty times the necessary energy to bring the gate node
to threshold is available during this transition. Therefore, it can be concluded that the
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reduction of LG to a value as low as 20 nH is not sufficient to ensure good dynamics in
this application. The question remains as to how much lower LG needs to be to avoid an
initial forced cycle and thereby provide good dynamics in the system under study.

Figure 6.3

Large-Signal Model Output for Application Example

Note: The first time that VGS rises to the threshold voltage, VTH, the region of validity for
the large-signal model ends due to the likelihood of channel conduction in the WBG
FET. Therefore, although in subsequent cycles the value of VGS rises beyond the value
evident in the initial cycle, the value in the initial cycle is taken as VGS_MAX.
By the application of the large-signal model described in Chapter III, an estimate
can be determined for the maximum amount of gate inductance which would be tolerable
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if an initial forced cycle must be prevented from occurring. An output plot generated by
the large-signal model for the application under study, parameterized by the value of LG,
is shown in Figure 6.4. From this figure, it can be seen that the large-signal model
predicts the maximum tolerable value for LG in this circuit to be between 2 nH and 5 nH.
Since the TO-247 package alone contributes 8-12 nH to LG, it is apparent that an
additional strategy beyond the reduction of parasitic gate loop inductance would be
required for this circuit in order to prevent the occurrence of an initial forced cycle.

Figure 6.4

6.2.2

Initial Forced Cycle for Small Values of LG

Reduction of Switching Speed
The second method of reducing the risk of self-sustained oscillation described in

the power electronics literature is the reduction of switching speed. This strategy is
effective in reducing the likelihood of self-sustained oscillation for two reasons. First,
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the reduction of switching speed reduces the amount of displacement current through the
Miller capacitance during the initial ring-back. This reduces the risk of an initial forced
cycle. Second, the reduction of switching speed generally involves an increase in the
damping factor of the gate loop, since this change is usually implemented by increasing
the value of the gate resistor RG. This reduces the risk of continued oscillation once an
initial forced cycle has occurred. However, slowing down the switching speed of a hardswitched converter also introduces an accompanying increase in switching losses. Since
one of the principal advantages of WBG technology is the modest losses associated with
hard switching, this strategy directly militates against the case for WBG technology
adoption. Nevertheless, this strategy is known to be effective at reducing the occurrence
of parasitic-induced resonances in WBG systems.
The application circuit described by Table 6.9 can provide another example of
how an application designer might utilize the procedures outlined in this dissertation to
create an engineered solution to the problem of self-sustained oscillation rather than
relying on experimental trial-and-error. For example, the small-signal model can be
populated with the values in Table 6.9 and the value for normalized gate resistance can be
varied across a small range to produce the projection shown in Figure 6.5. This figure
demonstrates that although the system is not at risk to self-sustained oscillation at the
nominal RG value of 0.5 Ω, this system configuration nevertheless creates the possibility
of a moderate amount of negative conductance. Any system that produces a substantial
amount of negative conductance can be expected to exhibit poor dynamics if an initial
forced cycle occurs. Therefore, a designer may wish to select a value for RG which
provides some amount of margin above the zero-crossing on the normalized conductance
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plot. By eliminating the possibility of negative conductance in this manner, even if an
initial forced cycle does occur, the circuit in question will likely not exhibit more than
one forced cycle, since the positive conductance of the power loop will quickly snub out
this perturbation. From Figure 6.5, it can be seen that selecting a gate resistance greater
than 0.9 Ω will provide a reasonable amount of margin for the example circuit in
question.

Figure 6.5

Small-Signal Model Output for Application Example

Note: For this example, the normalized RG_NORM values of 0.1, 0.2, and 0.3 correspond to
approximate physical RG values of 0.5 Ω, 0.9 Ω, and 1.4 Ω, respectively.
An application designer might also be interested in understanding influence of
gate resistor selection on the dynamics of the initial forced cycle. However, as described
in Chapter III, the fundamental assumption of the large-signal model (no channel
conduction) limits its utility for this purpose. If the large-signal model is used in a
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strictly uninformed manner, it will over-predict the likelihood of an initial forced cycle
when the gate resistance is increased beyond that used to estimate the effective damping
ratio of the switching transition. This is because the primary influence of the gate resistor
during the initial cycle occurs during a portion of the switching transition outside the
region where the large-signal model's primary assumption holds: namely, during the
drain-source slew event. Therefore, the influence of RG has to be translated to the
mapping of the initial drain current value to the initial conditions for the large-signal
model. This process requires the execution of a small set of empirical tests in order to
achieve a reasonably accurate result.
However, it should be noted that a secondary factor must be considered in
addition to the likelihood of the initial forced cycle when it comes to the selection of RG
in the case of the half-bridge circuit. Specifically, the occurrence of "shoot-through" or
Miller turn-on is a risk which must be balanced against the possibility of the initial forced
cycle. Increasing the value of RG limits the ability of the gate drive attached to the
inactive switch to sink the displacement current through the Miller capacitance which
occurs during the turn-on of the active switch. As described in Chapter I, this can result
in the occurrence of shoot-through in the half-bridge when the gate node of the inactive
switch rises to the threshold voltage. Thus, reducing the risk of self-sustained oscillation
requires a higher value of RG, while reducing the risk of shoot-through requires a lower
value of RG. It is therefore apparent that an additional degree of freedom is necessary in
order to simultaneously create a satisfactory solution to both of these competing
problems.

One means of establishing such an additional degree of freedom is to

introduce a passive compensation network in order to stabilize the WBG FET.
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6.2.3

Passive Compensation Network
In light of the trade-off inherent in the selection of a value for the gate resistor in a

WBG half-bridge, some means of managing these two problems in a non-competitive
manner is desirable. One strategy which is well known for mitigating the occurrence of
Miller turn-on in the power electronics community is the use of a passive compensation
network in the form of a gate-source capacitive clamp. This involves the attachment of a
small capacitor across the gate and source terminals of the WBG FET, close to the die.
While this has been known as a method for managing the occurrence of Miller turn-on, it
has not been studied as a means for managing the occurrence of self-sustained oscillation
in the context of power electronics applications. However, this same mechanism is also
employed in the RF design community for another purpose: stabilizing the gate-loop of
high bandwidth transistor amplifiers [10][14]. Fortunately, this technique can be used to
simultaneously create both of these effects for the purpose of creating a stabilized WBG
half-bridge circuit.
The effectiveness of the gate-source capacitive clamp for the purpose of
preventing shoot-through is intuitive.

Increasing the gate-source capacitance simply

increases the amount of charge storage available at the gate-node without introducing
excessive voltage rise at that node. In other words, the number of amp-seconds which
can be collected at this node per volt of potential rise is increased by the application of
this additional capacitance (

). This, however, does not directly aid a designer

in determining how much external capacitance is necessary in order to preclude the
possibility of Miller turn-on.
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The effectiveness of the gate-source capacitive clamp for the purpose of reducing
the risk of self-sustained oscillation, on the other hand, requires more involved analysis.
The effect of this technique can be gauged by an application designer first by
investigating the output of the small-signal model with the capacitive clamp is applied.
An example output for the circuit described by Table 6.9 is shown in Figure 6.6 for a
capacitive clamp between zero and five times the internal gate-source capacitance for the
WBG FET in question. From this plot, it can be seen that the application of the gatesource capacitive clamp is universally stabilizing because it moves the normalized
conductance curves toward more positive values. In addition, it is apparent that any size
capacitive clamp greater than or equal to the internal gate-source capacitance value
provides a system which is not capable of producing any negative conductance.
However, this plot also demonstrates the fact that the gate-source capacitive clamp has a
complex relationship with the normalized conductance curves.

Since more positive

values represent more stable behavior, there is no single curve which can be identified as
the "best" solution. Instead, the C2_EXT=1*C2_INT curve is most stable at high voltages;
the C2_EXT=3*C2_INT curve is most stable at moderate voltages; and the C2_EXT=5*C2_INT
curve is most stable at very low voltages. All of these curves show an improvement in
stability over the circuit configuration without any external gate-source capacitance.
However, it is difficult from an application standpoint to select a value for the gatesource capacitive clamp based on this criterion alone.
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Figure 6.6

Small-Signal Model Output for Application Example

The output of the large-signal model, therefore, can be consulted in order to
provide additional information about the relative merits of different values of external
gate-source capacitance. An output plot generated by the large-signal model for the
application under study, parameterized by the gate-source capacitive clamp value, is
shown in Figure 6.7.

This figure demonstrates that larger values of gate-source

capacitive clamp have progressively stronger influence in snubbing out the initial ringback of the gate-source voltage. The large-signal model predicts that it will require an
external gate-source capacitor approximately five times larger than the internal WBG
FET gate-source capacitance in order to completely eliminate the possibility of the initial
forced cycle. This strategy has the disadvantage of requiring significantly higher peak
gate drive current in order to switch a WBG FET with a large capacitive clamp at a
reasonably high switching speed. Nevertheless, this is the only strategy described in the
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literature by which the risk of shoot-through and the risk of self-sustained oscillation can
be simultaneously managed in the context of WBG half-bridge circuits. It should be
pointed out that while the requirement to increase the peak current of the gate drive is an
undesirable characteristic, the application of the gate-source capacitive clamp does not
preclude the ability of the WBG-based half-bridge to switch quickly and support highfrequency operation. This is one reason why the use of a gate-source capacitive clamp is
preferable to the simple reduction of switching speed in high-frequency WBG half-bridge
circuits.

Figure 6.7

6.3

Initial Forced Cycle for Various Values of C2_EXT

Boost Converter Application
The passive compensation network solution described in the previous section is

an effective means for addressing both the occurrence of shoot-through and the
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occurrence of self-sustained oscillation in WBG-based half-bridge circuits. However,
this solution must be carefully implemented if it is to be effective in addressing either of
these potential problems.

In particular, it is of utmost importance that the passive

compensation network be placed close to the semiconductor die of the WBG FET.
Otherwise, the effectiveness of the compensation network is compromised by the
introduction of series inductance between the compensation network and the FET in
question. The amount of series inductance required to erode the beneficial influence of a
passive compensation network is not very large. A practical example follows which
demonstrates this sensitivity to the introduction of series gate inductance.
A WBG-based boost converter was recently constructed in order to provide a
platform for evaluation of the reverse conduction properties of the SiC VCJFET as
described in [69]. This boost converter was implemented by actively switching the
bottom switch in a half-bridge composed of enhancement-mode SiC VCJFET’s. The
schematic for this circuit is shown in Figure 6.8.

The top-side switch in this

configuration (Q1) was not actively switched, but was operated with a short between the
gate and the source terminals. In this configuration, the SiC VCJFET will revere conduct
when the potential at the drain node is more negative than the potential at the source and
gate nodes by an amount greater than the threshold voltage of the device. As such, the
SiC VCJFET, which does not have a body diode, is capable of operating as an
autonomous freewheeling rectifier as described in [69].
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Figure 6.8

Simple Boost Converter Example Application

In order to implement the top side switch in this converter utilizing the reverse
conduction principle, a shorting bar was placed across the gate and source leads of the
TO-247 package of Q1 as shown in Figure 6.9.

When the boost converter was

subsequently operated in this configuration, Q1 was observed to exhibit symptoms of
self-sustained oscillation at low bus voltages. Further investigation revealed that Q1 was
properly reverse conducting during the interval during which Q2 was in the off state.
However, when the bias across the drain and source terminals of Q1 changes polarity at
the end of the reverse-conduction interval, Q1 was observed to oscillate. As shown in
Figure 6.10, at an input voltage of 5 V, normal operation is observed; at an input voltage
of 10 V, a burst of forced cycles is present; and at an input voltage of 15 V, self-sustained
oscillation is present.
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Figure 6.9

Boost Converter with Shorting Bar Across Q1 Terminals
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Figure 6.10

Boost Converter Waveforms with Normal SiC VCJFET
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The occurrence of self-sustained oscillation in this circuit was suspected to result
from the gate-loop inductance in the small loop used to short the gate and source nodes of
Q1. An equivalent circuit of this portion of the converter is shown in Figure 6.11 (a).
Therefore, an experiment was designed to determine whether this small amount of gate
inductance is sufficient to result in the creation of a negative conductance oscillator. This
experiment involved the substitution of a different SiC VCJFET at position Q1. The new
SiC VCJFET substituted at this position was known from curve tracer measurements to
have high internal leakage current between the gate and source terminals but was capable
of blocking full rated voltage across the drain and source terminals. This SiC VCJFET is
expected to simulate the behavior a low-impedance path between the gate and source
nodes at the physical location of the semiconductor die. Thus, this device effectively
bypasses the lead inductance of the TO-247 for small amounts of gate current. The
equivalent circuit of the Q1 position of the converter with this high-leakage SiC VCJFET
in place is shown in Figure 6.11 (b). The results for the operation of the converter with
the high-leakage SiC VCJFET are shown in Figure 6.12.

Figure 6.11

Equivalent Circuit of Normal and High-Leakage VCJFET
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Figure 6.12

Boost Converter Waveforms with High-Leakage SiC VCJFET
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Figure 6.12 demonstrates that the substitution of the high-leakage SiC VCJFET
for Q1 in this boost converter was observed to eliminate the occurrence of forced cycles
and self-sustained oscillation with input voltages between 5 and 15 V. Furthermore, this
converter was operated up to the rated input voltage of 150 V and at rated output power
of approximately 1 kW with the high-leakage SiC VCJFET in the freewheeling rectifier
position. This result confirms that the small amount of inductance present in the shorting
bar and the TO-247 leads was sufficient to cause Q1 to operate as a negative conductance
oscillator, as described previously in this dissertation. It should be noted that due to the
low threshold voltage of the enhancement-mode SiC VCJFET (~1 V), there was little
headroom for the occurrence of any gate voltage oscillation without the introduction of
an initial forced cycle.

Furthermore, without the presence of any intentional gate

resistance, the gate loop was very lightly damped.

The collective result of these

conditions was a favorable situation for the creation of a negative conductance oscillator.
Nevertheless, this example serves as a direct illustration of the fact that any shunt
compensation network connected to the gate of a WBG FET needs to be placed very
close to the semiconductor die if it is to be effective in mitigating gate-loop oscillation.
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CHAPTER VII
CONCLUSIONS AND FUTURE WORK

7.1

Conclusions
The commercialization of wide band-gap field-effect transistors has made it

possible for power electronics applications to achieve unprecedented performance in
terms of efficiency and power density. However, the very device characteristics which
make this performance possible also create secondary consequences which traditional
power electronics practitioners may be unaccustomed to managing. In fact, the behavior
of current-generation wide band-gap transistors is more like that of high-frequency RF
transistors than that of traditional power electronics devices, when configured to switch
faster than what is possible for traditional power electronics devices. The secondary
consequences of operating high-gain, high-bandwidth transistors are well-known in the
RF engineering community. As a result, this community has developed and adopted
standard engineering practices for the purpose of managing these consequences and
preventing the occurrence of application degradation which would otherwise result from
such behavior. The power electronics community, on the other hand, has not recognized
the need for adopting special procedures for the development of applications based on
wide band-gap devices. As a result, the literature demonstrates that many early adopters
of WBG technology have experienced unexpected difficulty in the development of
applications based on this technology. This dissertation argues that the design of power
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electronics applications based on WBG devices should be viewed as the intersection of
power electronics and RF application design, and that practices similar to those used in
the RF design community to avoid application degradation should be adopted by
practitioners utilizing WBG devices.

However, the standard practices used by RF

designers to manage the risk of oscillatory behavior are not readily applicable to the
design of power electronics applications, and a new set of suitable tools is therefore
needed.
One of the most troublesome consequences of the near-RF behavior of WBG
devices experienced by early adopters of this technology is the occurrence of selfsustained oscillation.

The primary contribution of the current work is a detailed

analytical treatment of this phenomenon, which provides a means for avoiding this
problem by design. This problem has been divided into two portions for the purpose of
developing a comprehensive analytical treatment: the initial forced cycle, and the
subsequent oscillatory behavior. The treatment of the initial forced cycle is provided by
the implementation of a state-space-based large-signal model. This model treats the
initial forced cycle as an initial value problem, wherein the objective is to determine
whether the LC resonance in the gate loop will cause the gate-source voltage of the FET
to reach the device threshold voltage. The establishment of the initial forced cycle as
predicted by the large-signal model creates the bias conditions necessary for the
analytical treatment of the subsequent oscillatory behavior. For this purpose, a smallsignal model is presented which describes this phenomenon on the basis of recognizing
the WBG FET and a minimal set of parasitic components associated with the gate and
drain circuits as an unintended negative conductance oscillator.
213

In the context of

established oscillator design theory it has been shown both analytically and with
simulation that negative differential conductance exhibited by the parasitic model
explains the conditions under which self-sustained oscillation is likely to occur.
For each portion of the presented analysis, a simulation study has been performed
in order to identify the parameters of greatest sensitivity for the associated behavior. In
addition, an accompanying empirical study has been performed in order to validate the
theoretical treatment offered in each portion. Quantitative agreement with empirical
results has been demonstrated in this dissertation both for the large-signal state-space
model and for the small-signal negative conductance oscillator model. The output of
both models has been demonstrated to be in good agreement with the number of forced
cycles recorded in pulsed measurements tests, when the simulation is populated with the
measured characteristics of the associated test circuit. In addition, the frequency of the
forced oscillation condition has been demonstrated to be accurately predicted by the
small-signal model across a wide range of operating conditions. The frequency of the
forced oscillation is shown to be substantially different from the expected natural
frequency of the circuit in question, which further reinforces the separation of the forced
and natural oscillation phenomena.
In addition, one chapter of this dissertation is dedicated to describing the practical
solutions which are currently known for resolving the problem of self-sustained
oscillation. In addition to the two trivial solutions commonly identified in the power
electronics literature, a thorough treatment of the primary recommended approach, which
is borrowed from the RF application domain, is offered. This approach involves the use
of a passive compensation network of the type which is commonly used in the internal
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stabilization of high-power RF transistors.

Specific recommendations are provided

regarding this strategy, and a practical example is given which illustrates the necessity of
ensuring proper placement of the compensation network to ensure that parasitic
inductance does not erode the desired stabilizing effect. An explanation is also provided
which demonstrates how the new knowledge contributed by this dissertation can be put
into practice by application designers in the interest of avoiding self-sustained oscillation
during the design of WBG-based systems. The avoidance of this behavior by design is
judged to be a significant improvement over experimental trial-and-error, which is the
dominant method used today for avoidance of this behavior.
One trend identified by this dissertation is that the sensitivity of power electronics
applications to the consequences of the near-RF behavior of WBG devices is correlated
to device performance.

As such, the highest-performance WBG devices currently

available are those which introduce the greatest risk of self-sustained oscillation in the
context of power electronics applications.

It is anticipated that the continued

improvement of WBG device technology will be accompanied by an increasing
awareness of the consequences of the near-RF behavior of these devices. Therefore, the
contribution of the current work is expected to be useful to the power electronics
community as the adoption of WBG technology proliferates.
7.2

Future Work
Several avenues for extending the current work can be identified based on the

knowledge contributed to this point. One such possibility is the creation of a unified
model which can simultaneously predict the influence of large-signal system dynamics
and channel conduction of the WBG device. The creation of such a model would provide
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application designers with another level of powerful analysis capability if successfully
implemented. A second possibility for extending the current work is in the area of multichip module (MCM) design. MCM’s are known to be at increased risk to SSO compared
to single-die WBG devices, due to the presence of internal interconnects which contribute
substantial parasitic inductance. The current work could be extended by integrating the
predictive capability of the provided analysis tools with a spatial parasitic extraction tool.
The result could be implemented as a software design package which would aid in
ensuring stable design of MCM’s. A third possibility is the exploration of advanced gatedrive techniques to minimize the likelihood of SSO without sacrificing switching speed,
which is one of the principal advantages of WBG technology. Initial efforts in this area
are promising as reported in [67]. A fourth possibility is the adaption of advanced
techniques found in the RF design literature to the task of mitigating SSO in WBG-based
systems. Many of these techniques are not directly applicable to power electronics
circuits since they compromise the ability of the transistor to block DC voltage.
Nevertheless, further exploration of this area is expected to produce additional knowledge
useful for the purpose of mitigating SSO in WBG-based systems.
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APPENDIX A
EMPIRICAL TEST STAND CONFIGURATION DETAILS
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A.1

Test Stand Pulse Generator Configuration Details
The two tables in this appendix represent the result of executing the MATLAB

script described in Chapter IV against a matrix of operating conditions. These tables are
intended as a quick-reference to provide the necessary pulse generator configuration to
permit the accurate selection of a specific CIL operating point without the need for
computation when working at the bench.
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B.1

Validation Procedure for Large-Signal Model
In order to ensure the accuracy of the state-space model equations derived in

Chapter III, it was deemed necessary to validate them through some orthogonal means.
The procedure selected for this validation involved implementing the same equivalent
circuit model used to create the analytical equations within a circuit simulator (SPICE).
The output of the circuit simulator was then compared against the output of the
MATLAB implementation of the state-space model. Two example operating conditions
are provided in the following figures which validate the output of the large signal model
in two configurations: both with and without the introduction of the drain-source
equivalent capacitance (C3). In this way, the large-signal model is demonstrated to be in
agreement with the SPICE simulation for the configuration which represents the
operation of the SiC VCJFET (with negligible drain-source capacitance) and for the
configuration which represents the operation of a generic field-effect transistor such as a
MOSFET (with non-negligible drain-source capacitance). The initial conditions used to
populate the large signal model for each of the validation steps are enumerated in Table
B.1; the specific circuit values used for the entire validation procedure are presented in
Table B.2. In Figure B.2 through Figure B.4, it can be seen that the large-signal statespace model output tracks the SPICE model output with a high degree of accuracy.
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Figure B.1

Comparison of SSM and Spice Simulation

Note: for this validation operation, the value of initial drain current used was 2 A; the
value of C3 was set to 0 to simulate the characteristics of a SiC VCJFET.
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Figure B.2

Comparison of SSM and Spice Simulation

Note: for this validation operation, the value of initial drain current used was 2 A; the
value of C3 was 50 pF.
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Figure B.3

Comparison of SSM and Spice Simulation

Note: for this validation operation, the value of initial drain current used was 4 A; the
value of C3 was set to 0 to simulate the characteristics of a SiC VCJFET.
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Figure B.4

Comparison of SSM and Spice Simulation

Note: for this validation operation, the value of initial drain current used was 4 A; the
value of C3 was 50 pF.
Table B.1

Initial Conditions Used for Validation Procedure
Parameter

Load Current = 2.0 A

Load Current = 4.0 A

V(C1)

152.8 V

189.1 V

V(C2)

-22.48 V

-21.28 V

V(C3)

130.3 V

167.8 V

I(LG)

-0.5484 A

1.8110 A

I(LD)

-0.6865 A

0.1656 A

Note: The voltage across C3 is found by summing V(C1) and V(C2).
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Table B.2

Circuit Values Used for Validation Procedure
Parameter

Value

C1

90-1000 pF (See Note)

C2

900 pF

C3

0, 50 pF (See Note)

LG

100 nH

LD

235 nH

Note: The non-linear capacitance-voltage profile was extracted from the datasheet for the
SJDP120R045 depletion-mode SiC VCJFET from SemiSouth. The value of the
equivalent drain-source capacitance (C3) was configured to 0 in order to simulate the
operation of the SiC VCJFET and to an arbitrary value of 50 pF in order to ensure that
this parameter was properly implemented in the large signal model.
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C.1

Initial Forced Cycle Empirical Results
This section presents additional detail regarding the empirical results presented as

part of the large-signal model validation procedure described in Chapter V. The three
individual test sequences described in this section are identified in the main body of the
dissertation with the labels Test Sequence A, Test Sequence B, and Test Sequence C.
C.1.1

Test Sequence A
Test sequence A refers to a set of pulsed switching experiments performed on

04/03/2013. The bus voltage for this set of experiments was 100 V. The WBG FET
utilized for this test sequence was a depletion mode SiC VCJFET, model number
SJDP120R045. The particular device utilized was characterized under the identifier #38.
The results captured during this test sequence are enumerated in Table C.1.
Table C.1

Detailed Results for Test Sequence A

Drain Current
[A]

VDS
Slew [V/ns]

VGS_MAX
[V]

VGS_MIN
[V]

Transient
Overdrive [V]

Description
Of Cycles

1.0

2.9

-6.8

-24.6

-1.8

Natural

1.5

4.2

-9.6

-21.5

-4.6

Natural

2.0

5.0

-4.8

-21.2

0.2

Forced (1)

2.5

6.9

-3.3

-29.2

1.7

Forced (2)

3.0

8.5

-3.6

-34.7

1.4

Forced (2)

3.5

10.3

-3.0

-36.7

2.0

Forced (3)

4.0

11.8

-3.2

-38.7

1.8

Forced (3)

4.5

12.8

-2.5

-40.0

2.5

Forced (5)

5.0

13.3

-2.1

-41.2

2.9

Forced (6)

5.5

14.4

-1.9

-41.9

3.1

Forced (9)

6.0

14.7

-0.8

-43.2

4.2

SSO
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C.1.2

Test Sequence B
Test sequence B refers to a set of pulsed switching experiments performed on

04/29/2013. The bus voltage for this set of experiments was 90 V. The WBG FET
utilized for this test sequence was a depletion mode SiC VCJFET, model number
SJDP120R045. The particular device utilized was characterized under the identifier #31.
The results captured during this test sequence are enumerated in Table C.2; the initial
conditions used to populate the large-signal model for the informed validation procedure
are enumerated in Table C.3.
Table C.2

Detailed Results for Test Sequence B

Drain
Current [A]

VDS
Slew [V/ns]

VGS_MAX
[V]

VGS_MIN
[V]

Transient
Description
Overdrive [V] Of Cycles

1.0 A

NR

-10.0

-21.0

-5.0

Natural

1.5 A

NR

-8.0

-22.0

-3.0

Natural

2.0 A

NR

-4.0

-24.5

1.0

Forced (1)

2.5 A

NR

-2.5

-33.0

2.5

Forced (1)

3.0 A

NR

-2.5

-38.0

2.5

Forced (1)

3.5 A

NR

-2.0

-42.0

3.0

Forced (2)

4.0 A

NR

-2.0

-45.0

3.0

Forced (2)

4.5 A

NR

-2.0

-47.5

3.0

Forced (4)

5.0 A

NR

-1.8

-48.0

3.2

Forced (6)

5.5 A
NR
NR
NR
NR
SSO
Note: “NR” indicates that the specified parameter was not recorded during the
experiment.
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Table C.3

Initial Conditions for Test Sequence B

Drain
Current [A]

V(C1)
[V]

V(C2)
[V]

V(C3)
[V]

I(LG)
[A]

I(LD)
[A]

1.0

109.7

-9.6

100.1

0.9974

0.0005

1.5

127.3

-15.2

112.1

-0.1942

0.0064

2.0

143.5

-23.6

119.9

-0.1179

0.0059

2.5

153.7

-27.1

126.6

0.7772

0.0103

3.0

155.6

-25.5

130.1

1.7050

-0.0040

3.5

163.0

-21.4

141.6

2.2110

0.0122

4.0

178.0

-18.5

159.5

2.4410

-0.0166

4.5

192.1

-17.1

175.0

2.6320

0.0545

5.0

210.0

-17.6

192.4

2.6560

-0.0240

5.5
NR
NR
NR
NR
NR
Note: “NR” indicates that the specified parameter was not recorded during the
experiment.
C.1.3

Test Sequence C
Test sequence C refers to a set of pulsed switching experiments performed on

04/24/2013. The bus voltage for this set of experiments was 100 V. The WBG FET
utilized for this test sequence was a depletion mode SiC VCJFET, model number
SJDP120R045. The particular device utilized was characterized under the identifier #34.
The results captured during this test sequence are enumerated in Table C.4; the initial
conditions used to populate the large-signal model for the informed validation procedure
are enumerated in Table C.5.
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Table C.4

Detailed Results for Test Sequence C

Drain
Current [A]

VDS
Slew [V/ns]

VGS_MAX
[V]

VGS_MIN
[V]

Transient
Description
Overdrive [V] Of Cycles

1.0 A

NR

-6.8

-23.5

-1.8

Natural

1.5 A

NR

-7.5

-23.8

-2.5

Natural

2.0 A

NR

-5.2

-22.0

-0.2

Forced (1)

2.5 A

NR

-2.5

-31.5

2.5

Forced (2)

3.0 A

NR

-2.1

-40.0

2.9

Forced (7)

3.5 A

NR

-1.8

-46.0

3.2

Forced (4)

4.0 A
NR
-1.5
-51.0
3.5
SSO
Note: “NR” indicates that the specified parameter was not recorded during the
experiment.
Table C.5

Initial Conditions for Test Sequence C

Drain
Current [A]

V(C1)
[V]

V(C2)
[V]

V(C3)
[V]

I(LG)
[A]

I(LD)
[A]

1.0

136.3

-22.8

113.5

-0.2098

-0.0040

1.5

132.7

-12.8

119.9

0.7590

0.0007

2.0

149.1

-19.2

129.9

-0.1606

-0.0020

2.5

166.2

-29.5

136.7

0.0505

0.0093

3.0

173.1

-33.4

139.8

0.8415

0.0105

3.5

175.4

-28.0

147.4

1.8900

0.0126

4.0

189.2

-24.0

165.2

2.3230

-0.0020
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